### **GV** Help

File: GV/src/cmd/gvCmdComm.cpp (.h)

Command: HELp [<(string cmd) [-Verbose]> | -Revealed]

### **Example:**

```
(base) HugoChen@cthulhu:~/Ric_MOST/gv0/GV$ ./gv
gv> help history
Usage: HIStory [(int nPrint)]
gv> help history -v
Usage: HIStory [(int nPrint)]
Param: (int nPrint): The number of the latest commands to be printed. (default = MAX)
```

**GV Quit** 

------

File: GV/src/cmd/gvCmdComm.cpp (.h)

Command: Quit [-Force]

### **Example:**

```
gv> quit
Are you sure to quit (Yes/No)? [No] Yes

(base) HugoChen@cthulhu:~/Ric_MOST/gv0/GV$ ■
```

\_\_\_\_\_\_

### **GV History**

File: GV/src/cmd/gvCmdComm.cpp (.h)

Command: HIStory [(int nPrint)]

File: GV/src/cmd/gvCmdComm.cpp (.h)
Command: DOfile <(string fileName)>

```
yosysSETUP> do do1.dofile
yosysSETUP> read design -v example.v
I am GVReadDesignCmd
file name: example.v
 -- Running command `read_verilog example.v' --

    Executing Verilog-2005 frontend: example.v
Parsing Verilog input from `example.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

yosysSETUP> print info
I am GVPrintInfoCmd
Modules in current design: top(82 wires, 47 cells)
#PI = 3, #PO = 1, #PIO = 0
yosysSETUP> help
======= Common Commands : =======

DOfile: Execute the commands in the dofile.

HELp: Print this help message.

HIStory: Print command history.

Quit: Quit the execution.

USAGE: Report resource usage.
 ======= Verify Commands : =======
Formal Verify:
                                 Use options to execute specific formal engine.
 RAndom Sim:
 PRINT Info: Print circuit information extracted by our parser.

REad Design: Read RTL (Verilog) Designs.

SET Engine: Set the specific engine to parse the design.

VErilog2 Aig: Convert verilog file into AIG.
PRINT Info:
REad Design:
SEt Engine:
VErilog2 Aig:
======= Abc Commands : =======
ABCPrint: Print netlist information.
ABCRead: Read netlist by ABC.
  ======= Mode Commands : =======
SEt System: Switch to system mode.
SEt System:
yosysSETUP> his
0: do dol.dofile
1: read design -v example.v
     2: print info
3: help
 yosysSETUP> set system vrf
```

File: GV/src/cmd/gvCmdComm.cpp (.h)

Command: USAGE [-Time-only | -Memory-only] [-RESET]

### **Example:**

```
gv> usage -t
Period time used : 0 seconds
Total time used : 0 seconds

gv> usage -m
Peak memory used : 6.844 M Bytes
Total memory used : 3.816 M Bytes
Current memory used: 29.13 M Bytes

gv> usage -reset
Period time used : 0 seconds
Total time used : 0 seconds
Peak memory used : 6.844 M Bytes
Total memory used : 3.816 M Bytes
Current memory used: 29.13 M Bytes
```

\_\_\_\_\_

### **GV SEt System**

File: GV/src/mod/gvModCmd.cpp (.h)

Command: SEt SYStem <(string modeName)>

- note: <(string modeName)> should be "vrf" or "setup".
- note: You should run command "REad Design" to read the input file first!
- note: You can only run commands "Formal Verify" & "RAndom Simulation" in vrf mode.

#### **Example:**

```
yosysSETUP> se sys vrf
[ERROR]: Please use command "READ DESIGN" to read the input file first !!

yosysSETUP> re d -v vending.v
I am GVReadDesignCmd

file name: vending.v

-- Running command `read_verilog vending.v' --

1. Executing Verilog-2005 frontend: vending.v

Parsing Verilog input from `vending.v' to AST representation.
Generating RTLIL representation for module `\vendingMachine'.
Successfully finished Verilog frontend.

yosysSETUP> se sys vrf

vrf>
```

#### **Error Handling:**

1. You should read the design first.

```
yosysSETUP> se sys vrf
[ERROR]: Please use command "READ DESIGN" to read the input file first !!
```

2. You need to switch to setup mode.

```
vrf> pr i
[ERROR]: Please switch to "SETUP MODE" !!
```

3. Illegal <(string modeName)>

```
yosysSETUP> se sys a
[ERROR]: Illegal option "a" !!
```

4. Extra <(string modeName)>.

```
yosysSETUP> se sys vrf setup
[ERROR]: Extra option "setup" !!
```

\_\_\_\_\_

### **GV Set Engine**

File: GV/src/ntk/gvNtkCmd.cpp (.h)

Command: SEt Engine <(string engineName)>

note: <(string engineName)> should be yosys, abc or V3.

# Example:

```
gv> se e yosys
I am GVSetEngineCmd
Set Engine "yosys" Success !!
```

### **Error Handling:**

1. <(string engineName)> needs to exist.

```
gv> se e
I am GVSetEngineCmd
ERROR: Please input an "Engine Name"<(string engineName)> !
[ERROR]: Missing option "<(string engineName)>" !!
```

2. <(string engineName)> should only be one of the yosys, abc or V3.

\_\_\_\_\_\_

#### **GV Read Design**

-----

File: GV/src/ntk/gvNtkCmd.cpp (.h)

Command: REad Design <-Verilog | -Blif | -Aig> <(string fileName)>

- note: For now, we use yosys as our default engine.
- note: engine → supported format currently

- yosysSETUP → verilog, blif
- abcSETUP → verilog, blif, aig
- v3SETUP → verilog, aig

### **Example:**

```
gv> re d -v vending.v
I am GVReadDesignCmd
file name: vending.v
-- Running command `read verilog vending.v' --
1. Executing Verilog-2005 frontend: vending.v Parsing Verilog input from `vending.v' to AST representation. Generating RTLIL representation for module `\vendingMachine'. Successfully finished Verilog frontend.
```

### **Error Handling:**

3. Illegal option.

```
gv> re d -z
I am GVReadDesignCmd
[ERROR]: Illegal option "-z" !!
```

4. <(string fileName)> needs to exist.

```
gv> re d -v
 am GVReadDesignCmd
[ERROR]: Missing option "<(string filename)>" !!
```

5. The User specifies input file format should match the input file extension.

```
gv> re d -v example.aig
ĭ am GVReadDesignCmd
[ERROR]: Illegal option "example.aig" !!
```

Extra input file name.

```
gv> re d -a example.aig example.v
I am GVReadDesignCmd
[ERROR]: Extra option "example.v" !!
```

### **GV Print Info**

File: GV/src/ntk/gvNtkCmd.cpp (.h) Command: PRint Info [-Verbose]

# **Error Handling:**

1. Illegal option.

```
gv> pr i -a
I am GVPrintInfoCmd
[ERROR]: Illegal option "-a" !!
```

-----

### **GV File 2 Aig**

File: GV/src/ntk/gvNtkCmd.cpp (.h)

Command: File2 Aig <output filename.aig>

- note: a user needs to "read design" first to get the <input filename>
- note: <input\_file> should be Verilog file now (but further we can let use specify the option like "-v", "-sv", etc. to read in different file format)
- note: <output\_file> should be AIG

```
yosysSETUP> re d -v ../test_design/a_Fibonacci/a.v
I am GVReadDesignCmd

file name: ../test_design/a_Fibonacci/a.v
-- Running command `read_verilog ../test_design/a_Fibonacci/a.v' --

1. Executing Verilog-2005 frontend: ../test_design/a_Fibonacci/a.v
Parsing Verilog input from `../test_design/a_Fibonacci/a.v' to AST representation.
Generating RTLIL representation for module `\a'.
Successfully finished Verilog frontend.

yosysSETUP> file a testtest.aig
I am GVFile2AigCmd
```

### **Error Handling:**

1. The input file requires to exist, and we only support Verilog2Aig now

```
(base) HugoChen@cthulhu:~/Ric_MOST/gv0-local-change/GV$ ./gv
yosysSETUP> file a testtest.aig
I am GVFile2AigCmd
[ERROR]: Please use command "READ DESIGN" to read a file first !
yosysSETUP> ■
```

```
(base) HugoChen@cthulhu:~/Ric_MOST/gv0-local-change/GV$ ./gv
yosysSETUP> se e abc
I am GVSetEngineCmd
Set Engine "abc" Success !!
abcSETUP> re d -aig ../test_design/a_Fibonacci/a.aig
I am GVReadDesignCmd
file name: ../test_design/a_Fibonacci/a.aig
abcSETUP> file a testtest.aig
I am GVFile2AigCmd
[ERROR]: Current version only support Verilog to AIG file !
abcSETUP> ■
```

2. The output file needs to be AIG

```
(base) HugoChen@cthulhu:~/Ric_MOST/gv0-local-change/GV$ ./gv
yosysSETUP> re d -v ../test_design/a_Fibonacci/a.v
I am GVReadDesignCmd

file name: ../test_design/a_Fibonacci/a.v
-- Running command `read_verilog ../test_design/a_Fibonacci/a.v' --

1. Executing Verilog-2005 frontend: ../test_design/a_Fibonacci/a.v
Parsing Verilog input from `../test_design/a_Fibonacci/a.v' to AST representation.
Generating RTLIL representation for module `\a'.
Successfully finished Verilog frontend.

yosysSETUP> file a testtest.v
I am GVFile2AigCmd
[ERROR]: Please output an "AIG" file (<filename>.aig) !
[ERROR]: Illegal option "testtest.v" !!
yosysSETUP> ■
```

### **GV Formal Verify**

File: GV/src/vrf/gvVrfCmd.cpp (.h)

Command: Formal Verify [-bmc <int depth> | -pdr | -itp]

- note: File should be AIG (gvVerilog2Aig first / read\_design -aig)
- note: <int\_depth> should be an integer (i.e. time frame)

#### **Example:**

bmc

### pdr

# itp

### **Error Handling:**

1. <filename> needs to exist, and should be an AIG file (now)

2. <int depth> should be an integer

3. if specify multiple formal engine, then we will execute all

 A user needs to read in (GV Read Design) or convert (GV File2Aig) the file to AIG format before doing formal verification

```
vrf> f v -bmc 100
I am GVFormalVerifyCmd
[ERROR]: Please use command "READ DESIGN" or "VErilog2 Aig" to read/make the aig file first !!
```

# **GV randomSim**

-----

File: yosys/ext-sim/sim.cc

Command: randomSim [options]

note: you should enter vrf mode first

note: random simulation can run on yosys-supported files (Verilog, ...)

note: the parser engine must be "yosys"

<-input>

The name of the verilog file you want to simulate

[-clk] The clock name of the verilog file you want to simulate Default to be "clk" [-rst] The reset name of the verilog file you want to simulate Default to be "reset" reset when reset = 1 [-rst\_n] The reset\_n name of the verilog file you want to simulate Default to be "reset\_n" reset when reset\_n = 0 Only one of reset and reset\_n should be set [-output] The name of output file which contains the simulation result [-V] verbose print the result of simulation on the command line Example: