- Currently, we have two modes, SETUP and VRF, for designs to do setup and verification operation respectively
 - Setup mode is **default using "yosys"** as a parser (yosysSETUP). If a user want to specify other tools to parse designs, for example, berkeley-abc and V3, one can use "<u>GV Set Engine</u>"" API to switch the setup engine
 - Setup mode is for parsing designs and storing design information
 - GV Set Engine, GV Read Design, GV Print Info, GV File2Aig
 - Verify mode is for verification operation, such as formal verification and random simulation
 - GV Formal Verify, GV Random Simulate
- Please notice that:
 - If one wants to switch mode, the "SEt SYStem <mode>" command is required
 - If one wants to switch to VRF mode but has not yet read in designs,
 GV tool will pop up an error message and the user is forbidden to enter
 VRF mode
- For example:

```
yosysSETUP> SEt Engine abc
abcSETUP> SET SYStem vrf
vrf> SEt SYStem setup
yosysSETUP>
```

• There's another flow for <u>GV Formal Verify</u>. Since we use "abc" as the formal engine, it needs a recognizable file format to do formal verification. Here, we choose **AIG** format, and a user needs to construct it before doing formal

verification

A user can use "GV Read Design [-Aig]" or "GV File2Aig" in SETUP system mode to construct AIG format. After that, just type "Formal Verify [-bmc <int_depth> | -pdr | -itp]" will work, otherwise, an error message will pop out to remind one to read in AIG format

For example, two ways to construct AIG format:

1.
 yosysSETUP> read design -v example.v
 yosysSETUP> file2 aig example.aig
 yosysSETUP> set system vrf
 vrf> formal verify -bmc 100

o **2**.

yosysSETUP> set engine abc abcSETUP> read design -aig example.aig abcSETUP> set system vrf vrf> formal verify -bmc 100