

**Fabien Le Mentec**

Apartment 605, 30 rue Felix Esclangon  
38000 Grenoble, France

Tel : 06 95 36 54 83

E-mail : [fabien.lementec@gmail.com](mailto:fabien.lementec@gmail.com)

May, 17th 1984

French nationality

# Research and Development Engineer

## Education

---

- |      |   |
|------|---|
| 2008 | <b>Master degree in computer science. EPITECH, Paris.</b>   |
| 2006 | <b>Bachelor degree in computer science. EPITECH, Paris.</b> |

## Employment

---

- |                |  |
|----------------|--|
| 2012 - present | <b>Research and development engineer at ESRF</b> <ul style="list-style-type: none"><li>– design and implementation of a data acquisition framework for 2D XRay detectors<ul style="list-style-type: none"><li>– PCIe over cable and 10Gbe FPGA based DMA engine</li><li>– high performance LINUX software stack and drivers</li><li>– embedded LINUX system for in house acquisition and control platforms</li></ul></li><li>– participation to XRAY instrumentation international conferences</li></ul>   |
| 2010 - 2012    | <b>Research and development engineer at INRIA, MOAIS group (2 years)</b> <ul style="list-style-type: none"><li>– Programming high performance multicore and heterogeneous architectures<ul style="list-style-type: none"><li>– XKAAPI runtime design and implementation (<a href="http://kaapi.gforge.inria.fr">kaapi.gforge.inria.fr</a>)</li><li>– GPU NVIDIA programming with CUDA</li><li>– implementation of a compiler to support parallelism constructs in C/C++/Fortran</li></ul></li><li>– lead engineer in partnership involving CEA Saclay, ANR REPDYN</li><li>– participation to HPC international conferences</li></ul> |
| 2009           | <b>Research and development contractor at Luceor (3 months)</b> <ul style="list-style-type: none"><li>– 802.11 Mesh Networking<ul style="list-style-type: none"><li>– Linux kernel software for Atheros Mips System On Chip</li></ul></li></ul>  |
| 2007 - 2009    | <b>Research and development engineer at Skyrecon Systems (2 years)</b> <ul style="list-style-type: none"><li>– Design and implementation of a disk encryption solution for Windows systems<ul style="list-style-type: none"><li>– low level layers (bios, driver)</li></ul></li><li>– Network development<ul style="list-style-type: none"><li>– network programming at the NDIS layer</li></ul></li><li>– Windows kernel and security related research<ul style="list-style-type: none"><li>– Intel VT virtualization</li><li>– AFD kernel vulnerability, CVE-2008-3464</li></ul></li></ul>   |
| 2006           | <b>Embedded developer at Euriware (intern, 6 months)</b> <ul style="list-style-type: none"><li>– design and implementation of a serial data sensor<ul style="list-style-type: none"><li>– LINUX kernel driver, PC104 architecture</li><li>– TCP/IP data server and client</li></ul></li></ul>  |
| 2008 - present | <b>Teaching lectures. EPITA</b> <ul style="list-style-type: none"><li>– Micro Kernel project</li><li>– Windows NT drivers course</li><li>– CAN, USB courses</li></ul>  |

## Publications and Reports

---

2010 - 2013

- *RASHPA : a Data Acquisition Framework for 2D X Rays Detectors*
  - F. Le Mentec, P. Fajardo, C. Herve, A. Homs, T. Le Caer
  - ICALEPCS 2013
  - [www.icalepcs2013.org/programs/abstract\\_details.php?id=TUMIB07](http://www.icalepcs2013.org/programs/abstract_details.php?id=TUMIB07)
- *The X-Kaapi's programming model and User's manual*
  - F. Le Mentec, T. Gautier, V. Danjean
  - Technical Report INRIA, 2011.
- *A Work Stealing Algorithm for Parallel Loops on Shared Cache Multicores*
  - M. Tchiboukdjian, V. Danjean, T. Gautier, F. Le Mentec and B. Raffin
  - Highly Parallel Processing on a Chip (HPPC). 2010
  - [moais.imag.fr/membres/marc.tchiboukdjian/pub/hppc10.pdf](http://moais.imag.fr/membres/marc.tchiboukdjian/pub/hppc10.pdf)
- *Adaptive Algorithms for Shared Cache on Multicore*
  - M. Tchiboukdjian, V. Danjean, T. Gautier, F. Le Mentec, B. Raffin
  - Research Report, (RR-7256) :17, INRIA, apr 2010
  - [hal.inria.fr/inria-00473617/PDF/RR-7256.pdf](http://hal.inria.fr/inria-00473617/PDF/RR-7256.pdf)
- *Technical Blog*
  - [www.embeddedrelated.com/blogs-1/nf/fabien\\_le\\_mentec.php](http://www.embeddedrelated.com/blogs-1/nf/fabien_le_mentec.php)

## Associative Experience

---

2010 - 2011

### **IGREBOT Robotic Association**

- [www.igrobot.fr](http://www.igrobot.fr)
- designing a robot for the EUROBOT competition
- embedded software development
  - CAN and I2C communication
  - main boards : Renesas/RX62N and SBC2410/ARM
    - technical report : [www.renesasrulz.com/docs/DOC-1764](http://www.renesasrulz.com/docs/DOC-1764)
  - engine controlling and IO boards : DSPIC33F, DSPIC30F
- simulation software (C++, multithreaded)

2010

### **ACONIT Association**

- [www.aconit.org](http://www.aconit.org)
- design and implementation of a PIC18F USB device to interface a PC and mechanical tape readers
- in charge of firmware and software development
- project documentation : [www.aconit.org/collection/documentation-usb](http://www.aconit.org/collection/documentation-usb)
- source repositories :
  - [github.com/texane/documentation\\_m600](https://github.com/texane/documentation_m600)
  - [github.com/texane/slosyn](https://github.com/texane/slosyn)

2006

### **EPITA system and security laboratory**

- microkernel project
- system and security teaching assistant

## Open Source Projects

---

### **STLINK : STM32 discovery line LINUX programmer**

- [github.com/texane/stlink](https://github.com/texane/stlink)
- >100 users, >10 contributors

### **VPCIE : PCIe endpoint virtualization**

- [github.com/texane/vpcie](https://github.com/texane/vpcie)

### **LFS : Linux From Scratch building system**

- [github.com/texane/lfs](https://github.com/texane/lfs)

### **NRF : wireless audio using NORDIC chipsets and ATMEGA328P**

- [github.com/texane/nrf](https://github.com/texane/nrf)

## Skills

---

### Software

- Programming languages : C/C++, Assembly, Python, VHDL
- Kernels : Linux (including realtime), UNIX, Windows NT
- Parallelism : OpenMP, TBB, CUDA. hybrid architectures (ex : NUMA, 96 cores, 8 GPUs)
- Scientific : Matlab, linear algebra, image and signal processing, classification

### Architectures

- microprocessors : IA32, ARM (esp. CORTEX M3 serie), SPARC
- microcontrollers : MIPS SoC, Microchip PICs, RX62N, AVR
- FPGAs : XILINX (ML605, KC705)

### Networking

- TCP-IP, IPv6, Ethernet, 802.11, mesh networking (OLSR)
- PCIe, USB, CAN, I2C, SPI, serial industrial buses (MODBUS...)

### Security

- symetric cryptography
- binary analysis, software and network reverse engineering

### Misc

- digital electronics
- CAO (SOLIDWORKS), CNC milling, laser cutting

## Languages

---

### French

Mother tongue

### English

TOEIC (gr. 800), good written and spoken skills (esp. technical materials)

### German

School notions