
Lecture 10+:

Memory Coherency

Parallel Computing
Stanford CS149, Fall 2021

Recall cache line state bits



MSI write-back invalidation protocol

Key tasks of protocol

- Ensuring processor obtains exclusive access for a write
- Locating most recent copy of cache line's data on cache miss

Three cache line states

- Invalid (I): same as meaning of invalid in uniprocessor cache
- Shared (S): line valid in one or more caches, memory is up to date
- Modified (M): line valid in exactly one cache (a.k.a. "dirty" or "exclusive" state)


Two processor operations (triggered by local CPU)

- PrRd (read)
- PrWr (write)

Three coherence-related bus transactions (from remote caches)

- BusRd: obtain copy of line with no intent to modify
- BusRdX: obtain copy of line with intent to modify
- BusWB: write dirty line out to memory

Cache Coherence Protocol: MSI State Diagram



Abbreviation	Action
PrRd	Processor Read
PrWr	Processor Write
BusRd	Bus Read
BusRdX	Bus Read Exclusive
BusWB	Bus Writeback

A Cache Coherence Example


Proc Action	P1 State	P2 state	P3 state	Bus Act D	<u> Data from</u>
1. P1 read x	S			BusRd	Memory
2. P3 read x	S		S	BusRd	Memory
3. P3 write x	1		M	BusRdX	Memory
4. P1 read x	S		S	BusRd	P3's cache
5. P2 read x	S	S	S	BusRd	Memory
6. P2 write x	1	M	1	BusRdX	Memory

- Single writer, multiple reader protocol
- Why do you need Modified to Shared?
- Communication increases memory latency

How Does MSI Satisfy Cache Coherence?

1. Single-Writer, Multiple-Read (SWMR) Invariant

2. Data-Value Invariant (write serialization)



Summary: MSI

- A line in the M state can be modified without notifying other caches
 - No other caches have the line resident, so other processors cannot read these values
 - (without generating a memory read transaction)
- Processor can only write to lines in the M state
 - If processor performs a write to a line that is not exclusive in cache, cache controller must first broadcast a <u>read-exclusive</u>
 transaction to move the line into that state
 - Read-exclusive tells other caches about impending write

("you can't read any more, because I'm going to write")

- Read-exclusive transaction is required even if line is valid (but not exclusive... it's in the S state) in processor's local cache (why?)
- Dirty state implies exclusive
- When cache controller snoops a "read exclusive" for a line it contains
 - Must invalidate the line in its cache
 - Because if it didn't, then multiple caches will have the line (and so it wouldn't be exclusive in the other cache!)

MESI invalidation protocol


- MSI requires two interconnect transactions for the common case of reading an address, then writing to it
 - Transaction 1: BusRd to move from I to S state
 - Transaction 2: BusRdX to move from S to M state



MESI, not Messi!

- This inefficiency exists even if application has no sharing at all
- Solution: add additional state E ("exclusive clean")
 - Line has not been modified, but only this cache has a copy of the line
 - Decouples exclusivity from line ownership (line not dirty, so copy in memory is valid copy of data)
 - Upgrade from E to M does not require an bus transaction

MESI state transition diagram



Two Hard Things

There are only two hard things in Computer Science: cache invalidation and naming things.


-- Phil Karlton

Scalable cache coherence using <u>directories</u>

- Snooping schemes <u>broadcast</u> coherence messages to determine the state of a line in the other caches
- Alternative idea: avoid broadcast by storing information about the status of the line in one place: a "directory"
 - The directory entry for a cache line contains information about the state of the cache line in all caches
 - Caches look up information from the directory as necessary
 - Improves scalability
 - Cache coherence is maintained by point-to-point messages between the caches on a "need to know" basis (not by broadcast mechanisms)
 - Can partition memory and use multiple directories
- Still need to maintain invariants
 - SWMR
 - Write serialization

Stanford CS149, Fall 2021

Directory coherence in Intel Core i7 CPU



-P presence bits: indicate whether processor P

- L3 serves as centralized directory for all lines in the L3 cache
 - Serialization point


(Since L3 is an inclusive cache, any line in L2 is guaranteed to also be resident in L3)

- Directory maintains list of L2 caches containing line
- Instead of broadcasting coherence traffic to all L2's, only send coherence messages to L2's that contain the line
- Directory dimensions:
 - P=4
 - M = number of L3 cache lines
- Lots of complexity in multi-chip directory implementations

Implications of cache coherence to the programmer

Communication Overhead

- Communication time is key parallel overhead
 - Appears as increased memory latency in multiprocessor
 - Extra main memory cache misses
 - Must determine lowering of cache miss rate vs. uniprocessor
 - Some accesses have higher latency in NUMA systems
 - Only a fraction of a % of these can be significant!



Unintended communication via false sharing

What is the potential performance problem with this code?

```
// allocate per-thread variable for local per-thread accumulation
int myPerThreadCounter[NUM_THREADS];
```

Why might this code be more performant?

```
// allocate per thread variable for local accumulation
struct PerThreadState {
  int myPerThreadCounter;
  char padding[CACHE_LINE_SIZE - sizeof(int)];
};
PerThreadState myPerThreadCounter[NUM_THREADS];
```

Demo: false sharing


Execution time with num_threads=8 on 4-core system: 14.2 sec

threads update a per-thread counter many times

Execution time with num_threads=8 on 4-core system: 4.7 sec

False sharing

- Condition where two processors write to different addresses, but addresses map to the same cache line
- Cache line "ping-pongs" between caches of writing processors, generating significant amounts of communication due to the coherence protocol




Cache line

- No inherent communication, this is entirely <u>artifactual</u> <u>communication (cachelines > 4B)</u>
- False sharing can be a factor in when programming for cachecoherent architectures

Impact of cache line size on miss rate

Results from simulation of a 1 MB cache (four example applications)



^{*} Note: I separated the results into two graphs because of different Y-axis scales Figure credit: Culler, Singh, and Gupta

Summary: Cache coherence

- The cache coherence problem exists because the <u>abstraction</u> of a single shared address space is not <u>implemented</u> by a single storage unit
 - Storage is distributed among main memory and local processor caches
 - Data is replicated in local caches for performance
- Main idea of snooping-based cache coherence: whenever a cache operation occurs that could affect coherence, the cache controller broadcasts a notification to all other cache controllers in the system
 - Challenge for HW architects: minimizing overhead of coherence implementation
 - Challenge for SW developers: be wary of artifactual communication due to coherence protocol (e.g., false sharing)
- Scalability of snooping implementations is limited by ability to broadcast coherence messages to all caches!
 - Scaling cache coherence via directory-based approaches
 - Coherence protocol becomes more complicated

Lecture 11:

Memory Consistency

Parallel Computing
Stanford CS149, Fall 2021

Shared Memory Behavior

- Intuition says loads should return latest value written
 - What is latest?
 - Coherence: only one memory location
 - Consistency: apparent ordering for all locations
 - Order in which memory operations performed by one thread become visible to other threads

Affects

- Programmability: how programmers reason about program behavior
 - Allowed behavior of multithreaded programs executing with shared memory
- Performance: limits HW/SW optimizations that can be used
 - Reordering memory operations to hide latency


Today: who should care

- Anyone who:
 - Wants to implement a synchronization library
 - Will ever work a job in kernel (or driver) development
 - Seeks to implement lock-free data structures *

* Topic of a later lecture

Memory coherence vs. memory consistency

- Memory coherence defines requirements for the observed behavior of reads and writes to the <u>same</u> memory location
 - All processors must agree on the order of reads/writes to X
 - In other words: it is possible to put all operations involving X on a timeline such that the observations of all processors are consistent with that timeline
- Memory consistency defines the behavior of reads and writes to <u>different</u> locations (as observed by other processors)
 - Coherence only guarantees that writes to address X will eventually propagate to other processors
 - Consistency deals with <u>when</u> writes to X propagate to other processors, relative to reads and writes to other addresses



Coherence vs. Consistency

(said again, perhaps more intuitively this time)

- The goal of cache coherence is to ensure that the memory system in a parallel computer behaves as if the caches were not there
 - Just like how the memory system in a uni-processor system behaves as if the cache was not there
- A system without caches would have no need for cache coherence
- Memory consistency defines the allowed behavior of loads and stores to different addresses in a parallel system
 - The allowed behavior of memory should be specified whether or not caches are present (and that's what a memory consistency model does)

Memory Consistency

■ The trailer:

- Multiprocessors reorder memory operations in unintuitive and strange ways
- This behavior is required for performance
- Application programmers rarely see this behavior
- Systems (OS and compiler) developers see it all the time

Memory operation ordering

- A program defines a sequence of loads and stores (this is the "program order" of the loads and stores)
- Four types of memory operation orderings
 - $W_X \rightarrow R_Y$: write to X must commit before subsequent read from Y *
 - $R_X \longrightarrow R_Y$: read from X must commit before subsequent read from Y
 - $R_X \longrightarrow W_Y$: read to X must commit before subsequent write to Y
 - $W_X \longrightarrow W_Y$: write to X must commit before subsequent write to Y

^{*} To clarify: "write must commit before subsequent read" means:

When a write comes before a read in program order, the write must commit (its results are visible) by the time the read occurs.

Multiprocessor Execution

Initially
$$A = B = 0$$

Proc 0

(1) A = 1

(2) print B

Proc 1

(3) B = 1

(4) print A

- What can be printed?
 - "01"?
 - "10"?
 - "11"?
 - "00"?

Orderings That Should Not Happen

Initially A = B = 0Proc 0


Proc 1

(1) A = 1(2) print B(4) print A

- The program should not print "10" or "00"
- A "happens-before" graph shows the order in which events must execute to get a desired outcome
- If there's a cycle in the graph, an outcome is impossible—an event must happen before itself!


What Should Programmers Expect


- Sequential Consistency
 - Lamport 1976 (Turing Award 2013)
 - All operations executed in some sequential order
 - As if they were manipulating a single shared memory
 - Each thread's operations happen in program order
- A <u>sequentially consistent</u> memory system maintains all four memory operation orderings $(W_X \longrightarrow R_Y, R_X \longrightarrow R_Y, R_X \longrightarrow W_Y, W_X \longrightarrow W_Y)$





Sequential consistency (switch metaphor)


- All processors issue loads and stores in program order
- Memory chooses a processor at random, performs a memory operation to completion, then chooses another processor, ...















Relaxing memory operation ordering

- A <u>sequentially consistent</u> memory system maintains all four memory operation orderings ($W_X \longrightarrow R_Y$, $R_X \longrightarrow R_Y$, $R_X \longrightarrow W_Y$, $W_X \longrightarrow W_Y$)
- Relaxed memory consistency models allow certain orderings to be violated


Motivation for relaxed consistency: hiding latency

- Why are we interested in relaxing ordering requirements?
 - To gain performance
 - Specifically, hiding memory latency: overlap memory access operations with other operations when they are independent
 - Remember, memory access in a cache coherent system may entail much more work then simply reading bits from memory (finding data, sending invalidations, etc.)




Stanford CS149, Fall 2021


Problem with SC



Optimization: Write Buffer



Write Buffers Change Memory Behavior



Initially
$$A = B = 0$$

Proc 0 Proc 1

$$(1) A = 1$$

(1)
$$A = 1$$
 (3) $B = 1$

(2)
$$r1 = B$$
 (4) $r2 = A$


$$(4) r2 = A$$


Can r1 = r2 = 0?

SC: No

Write buffers:

Write buffer performance





<u>Base</u>: Sequentially consistent execution. Processor issues one memory operation at a time, stalls until completion


<u>W-R</u>: relaxed W→R ordering constraint (write latency almost fully hidden)

Write Buffers: Who Cares?

- Performance improvement
- Every modern processor uses them
 - Intel x86, ARM, SPARC
- Need a weaker memory model
 - TSO: Total Store Order
 - Slightly harder to reason about than SC
 - x86 uses an incompletely specified form of TSO

Allowing reads to move ahead of writes

- Four types of memory operation orderings
 - W_x →R_y: write must complete before subsequent read
 - $R_X \rightarrow R_Y$: read must complete before subsequent read
 - $R_{\chi} \rightarrow W_{\gamma}$: read must complete before subsequent write
 - $W_X \longrightarrow W_Y$: write must complete before subsequent write
- Allow processor to hide latency of writes
 - Total Store Ordering (TSO)
 - Processor Consistency (PC)



Stanford CS149, Fall 2021

Allowing reads to move ahead of writes

- Total store ordering (TSO)
 - Processor P can read B before its write to A is seen by all processors (processor can move its own reads in front of its own writes)
 - Reads by other processors cannot return new value of A until the write to A is observed by <u>all</u> <u>processors</u>
- Processor consistency (PC)
 - Any processor can read new value of A before the write is observed by all processors
- In TSO and PC, only $W_{\chi} \longrightarrow R_{Y}$ order is relaxed. The $W_{\chi} \longrightarrow W_{Y}$ constraint still exists. Writes by the same thread are not reordered (they occur in program order)

Clarification (make sure you get this!)

- The cache coherency problem exists because hardware implements the optimization of duplicating data in multiple processor caches. The copies of the data must be kept coherent.
- Relaxed memory consistency issues arise from the optimization of reordering memory operations. (Consistency is unrelated to whether or not caches exist in the system.)

Allowing writes to be reordered

Four types of memory operation orderings

- $-W_x \rightarrow R_x$: write must complete before subsequent read
- $R_X \rightarrow R_Y$: read must complete before subsequent read
- $R_x \rightarrow W_y$: read must complete before subsequent write
- W_x → W_y: write must complete before subsequent write

Partial Store Ordering (PSO)

Execution may not match sequential consistency on program 1
 (P2 may observe change to flag before change to A)

Why might it be useful to allow more aggressive memory operation reorderings?

- W→W: processor might reorder write operations in a write buffer (e.g., one is a cache miss while the other is a hit)
- \blacksquare R \longrightarrow W, R \longrightarrow R: processor might reorder independent instructions in an instruction stream (out-of-order execution)

 Keep in mind these are all valid optimizations if a program consists of a single instruction stream

Allowing all reorderings

- Four types of memory operation orderings
 - -- W_x → R_x: write must complete before subsequent read
 - R_x → R_x: read must complete before subsequent read
 - R_x → W_x: read must complete before subsequent write
 - W_x → W_x: write must complete before subsequent write
- No guarantees about operations on data!
 - Everything can be reordered
- Motivation is increased performance
 - Overlap multiple reads and writes in the memory system
 - Execute reads as early as possible and writes as late as possible to hide memory latency
- Examples:
 - Weak ordering (WO)
 - Release Consistency (RC)

Synchronization to the Rescue

- Memory reordering seems like a nightmare (it is!)
- Every architecture provides synchronization primitives to make memory ordering stricter
- Fence (memory barrier) instructions prevent reorderings, but are expensive
 - All memory operations complete before any memory operation after it can begin
- Other synchronization primitives (per address):
 - read-modify-write/compare-and-swap, transactional memory, . . .

reorderable reads and writes here

. . .

MEMORY FENCE

• •

reorderable reads and writes here

. . .

MEMORY FENCE

Example: expressing synchronization in relaxed models

- Intel x86/x64 ~ total store ordering
 - Provides sync instructions if software requires a specific instruction ordering not guaranteed by the consistency model
 - mm_lfence ("load fence": wait for all loads to complete)
 - mm_sfence ("store fence": wait for all stores to complete)
 - mm_mfence ("mem fence": wait for all me operations to complete)
- ARM processors: very relaxed consistency model

A cool post on the role of memory fences in x86:

http://bartoszmilewski.com/2008/11/05/who-ordered-memory-fences-on-an-x86/

ARM has some great examples in their programmer's reference:

http://infocenter.arm.com/help/topic/com.arm.doc.genc007826/Barrier Litmus Tests and Cookbook A08.pdf

A great list:

http://www.cl.cam.ac.uk/~pes20/weakmemory/

Problem: Data Races

- Every example so far has involved a data race
 - Two accesses to the same memory location
 - At least one is a write
 - Unordered by synchronization operations

Conflicting data accesses

- Two memory accesses by different processors <u>conflict</u> if...
 - They access the same memory location
 - At least one is a write

Unsynchronized program

- Conflicting accesses not ordered by synchronization (e.g., a fence, operation with release/acquire semantics, barrier, etc.)
- Unsynchronized programs contain <u>data races</u>: the output of the program depends on relative speed of processors (non-deterministic program results)

Synchronized programs

- Synchronized programs yield SC results on non-SC systems
 - Synchronized programs are <u>data-race-free</u>
- If there are no data races, reordering behavior doesn't matter
 - Accesses are ordered by synchronization, and synchronization forces sequential consistency
- In practice, most programs you encounter will be synchronized (via locks, barriers, etc. implemented in synchronization libraries)
 - Rather than via ad-hoc reads/writes to shared variables like in the example programs

Summary: relaxed consistency

- Motivation: obtain higher performance by allowing reordering of memory operations (reordering is not allowed by sequential consistency)
- One cost is software complexity: programmer or compiler must correctly insert synchronization to ensure certain specific operation orderings when needed
 - But in practice complexities encapsulated in libraries that provide intuitive primitives like lock/unlock, barrier (or lower level primitives like fence)
 - Optimize for the common case: most memory accesses are not conflicting, so don't design a system that pays the cost as if they are
- Relaxed consistency models differ in which memory ordering constraints they ignore

Languages Need Memory Models Too

Thread 1 X = 0 for i=0 to 100: X = 1 print X Thread 1 X = 1 for i=0 to 100: print X

Languages Need Memory Models Too

Optimization <u>not</u> visible to programmer

Thread 1

```
X = 0
for i=0 to 100:
    X = 1
    print X
```

111111111111...

Thread 1

```
X = 1
for i=0 to 100:
    print X
```

111111111111...

Languages Need Memory Models Too

Optimization is visible to programmer

Thread 1

Thread 2

 $X = \emptyset$

X = 0for i=0 to 100: X = 1

print X

111111111111...

Thread 1

 $X = \emptyset$ X = 1

Thread 2

for i=0 to 100: print X

111111111111...

11111000000...

11111011111...

Provide a contract to programmers about how their memory operations will be reordered by the compiler e.g. no reordering of shared memory operations

Language Level Memory Models

- Modern (C11, C++11) and not-so-modern (Java 5) languages guarantee sequential consistency for data-race-free programs ("SC for DRF")
 - Compilers will insert the necessary synchronization to cope with the hardware memory model
- No guarantees if your program contains data races!
 - The intuition is that most programmers would consider a racy program to be buggy
- Use a synchronization library!

Memory Consistency Models Summary

- Define the allowed reorderings of memory operations by hardware and compilers
- A contract between hardware or compiler and application software
- Weak models required for good performance?
 - SC can perform well with many more resources
- Details of memory model can be hidden in synchronization library
 - Requires data race free (DRF) programs

Implementing Locks

Warm up: a simple, but incorrect, lock


Problem: data race because LOAD-TEST-STORE is not atomic!

Processor 0 loads address X, observes 0
Processor 1 loads address X, observes 0
Processor 0 writes 1 to address X
Processor 1 writes 1 to address X

Test-and-set based lock

Atomic test-and-set instruction:

Test-and-set lock: consider coherence traffic



Check your understanding

- On the previous slide, what is the duration of time the thread running on P1 holds the lock?
- At what points in time does P1's cache contain a valid copy of the cache line containing the lock variable?

Test-and-set lock performance

Benchmark: execute a total of N lock/unlock sequences (in aggregate) by P processors Critical section time removed so graph plots only time acquiring/releasing the lock





Figure credit: Culler, Singh, and Gupta

x86 cmpxchg

Compare and exchange (atomic when used with lock prefix)



```
x86 accumulator register

if (dst == EAX)

ZF = 1 ← flag register

dst = src

else

ZF = 0

EAX = dst

x86 accumulator register

flag register

atomic

bool of

if
```

```
Self-check: Can you implement assembly for atomic compare-and-swap using cmpxchg?
```

```
bool compare_and_swap(int* x, int a, int b) {
   if (*x == a) {
     *x = b;
     return true;
   }
   return false;
}
```


Desirable lock performance characteristics

- Low latency
 - If lock is free and no other processors are trying to acquire it, a processor should be able to acquire the lock quickly
- Low interconnect traffic
 - If all processors are trying to acquire lock at once, they should acquire the lock in succession with as little traffic as possible
- Scalability
 - Latency / traffic should scale reasonably with number of processors
- Low storage cost
- Fairness
 - Avoid starvation or substantial unfairness
 - One ideal: processors should acquire lock in the order they request access to it

Simple test-and-set lock: low latency (under low contention), high traffic, poor scaling, low storage cost (one int), no provisions for fairness

Test-and-test-and-set lock

Test-and-test-and-set lock: coherence traffic



Stanford CS149, Fall 2021

Test-and-test-and-set characteristics

- Slightly higher latency than test-and-set in <u>uncontended</u> case
 - Must test... then test-and-set
- Generates much less interconnect traffic
 - One invalidation, per waiting processor, per lock release (O(P) invalidations)
 - This is O(P²) interconnect traffic if all processors have the lock cached
 - Recall: test-and-set lock generated one invalidation per waiting processor <u>per test</u>
- More scalable (due to less traffic)
- Storage cost unchanged (one int)
- Still no provisions for fairness

Additional atomic operations

Atomic operations provided by CUDA

```
int
      atomicAdd(int* address, int val);
float atomicAdd(float* address, float val);
int
      atomicSub(int* address, int val);
      atomicExch(int* address, int val);
int
float atomicExch(float* address, float val);
int
      atomicMin(int* address, int val);
int
      atomicMax(int* address, int val);
unsigned int atomicInc(unsigned int* address, unsigned int val);
unsigned int atomicDec(unsigned int* address, unsigned int val);
      atomicCAS(int* address, int compare, int val);
int
      atomicAnd(int* address, int val); // bitwise
int
      atomicOr(int* address, int val); // bitwise
int
      atomicXor(int* address, int val); // bitwise
int
```

(omitting additional 64 bit and unsigned int versions)

Implementing atomic fetch-and-op

```
// atomicCAS:
// atomic compare and swap performs the following logic atomically
int atomicCAS(int* addr, int compare, int new) {
  int old = *addr;
  *addr = (old == compare) ? new : old;
  return old;
}
```

Exercise: how can you build an atomic fetch+op out of atomicCAS()?

Example: atomic_min()

```
int atomic_min(int* addr, int x) {
   int old = *addr;
   int new = min(old, x);
   while (atomicCAS(addr, old, new) != old) {
     old = *addr;
     new = min(old, x);
   }
}
```

What about these operations?

```
int atomic_increment(int* addr, int x);  // for signed values of x
void lock(int* addr);
```

Load-linked, Store Conditional (LL/SC)

- Pair of corresponding instructions (not a single atomic instruction like compare-and-swap)
 - load_linked(x): load value from address
 - store_conditional(x, value): store value to x, if x hasn't been written to since corresponding LL
- Corresponding ARM instructions: LDREX and STREX
- How might LL/SC be implemented on a cache coherent processor?

Simple Spin Lock with LL/SC

```
lock: ll reg1, lockvar /*LLlockvar to reg1 */
sc lockvar, reg2 /*SC reg2 into lockvar */
beqz reg2, lock /* if false, start again */
bnzreg1, lock /* if locked, start again */
ret

unlock: st location, #0 /* write 0 to location */
ret
```

- Can do more fancy atomic ops by changing what's between LL & SC
 - But keep it small so SC likely to succeed
 - Don't include instructions that would need to be undone (e.g. stores)
- LL/SC are not lock, unlock respectively
 - Only guarantee no conflicting write to lock variable between them
 - But can use directly to implement simple operations on shared variables