

Q1: $A = 1101$, $B = 0110$

$$A+B = \begin{array}{r} 1101 \\ + 0110 \\ \hline 10011 \end{array} = 10011$$

→ here, the lower bits are 0011, with a carry out of 1.

Q2 → $CX = 1000 \ 1101 \ 0110 \ 1001$
 $DX = 0010 \ 1111 \ 1001 \ 1011$

$$CX - DX \Rightarrow \begin{array}{r} \begin{array}{cccc} & 2 & 2 & 1 & 2 \\ 0 & 1 & 1 & 1 & 0 \\ \times & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 1 & 0 & 1 \end{array} & \begin{array}{cccc} & 2 & 2 & 1 & 2 \\ 1 & 1 & 1 & 1 & 1 \\ \times & 1 & 1 & 1 & 1 \\ \hline 1 & 1 & 1 & 1 & 1 \end{array} & \begin{array}{cccc} & 2 & 0 & 1 & 2 \\ 0 & 1 & 1 & 0 & 1 \\ \times & 1 & 0 & 0 & 1 \\ \hline 1 & 1 & 0 & 0 & 1 \end{array} & \begin{array}{cccc} & 2 & 1 & 2 \\ 1 & 0 & 0 & 1 \\ \times & 1 & 0 & 1 \\ \hline 1 & 0 & 1 & 1 \end{array} \\ \hline 0101 \ 1101 \ 1100 \ 1110 \end{array}$$

since, $CX > DX$, no borrow was required $\therefore CF = 0$

$OF = 1$, as large -ve number + a smaller +ve results in a +ve

Q3 → $AH = 0x55 = 01010101$

$BH = 0xAA = 10101010$

$AH \wedge BH = 11111111$

Zero Flag = 0 (result $\neq 0$)

Parity Flag = 1 (even one)

Q4 → $SI = 0x7D8F$

$DI = 0x7D00$

$CMP \ SI, \ DI$
 $= SI - DI$

$= 0x8F$

$CF : 0$ (No borrow)

$OF : 0$ (+ve operands give +ve ans.)

OF : 0 (+ve operands give +ve ans.)

Q5 → $CL = 0111\ 1001$

$DL = 1000\ 0101$

$CL \text{ OR } DL = 1111\ 1101$

CL will have $1111\ 1101$

Zero Flag : 0

Sign Flag : 1

Q6: $A = 1011\ 1101$

$B = 0110\ 0101$

$A - B - \text{Borrow}(1)$

$(1011\ 1101 - 1) - 0110\ 0101$

$= 1011\ 1100 - 0110\ 0101$

$= 0101\ 0111$

CF : 0, Now there's no borrow

OF : 1 (-ve - +ve → +ve)

Q7: $A = 1101\ 0110$

$B = 1010\ 1101$

$A + B + \text{Carry}(1)$

$= 1101\ 0110 + 1010\ 1101 + 1$

$= 11000\ 0100$

8 bits result : $1000\ 0100$

Carry out = 1

Q8: $A_x = 0x1234$

$B_x = 0x5678$

$\begin{array}{cccc} & 1 & 1 & 2 \\ 1 & 2 & 3 & 4 \end{array}$

$5\ 6\ 7\ 8$

→ CF = 1

→ OF = 1

9	1	A	0	
7	F	6	C	x
6	D	3	8	x x
5	B	0	4	x x x

→ 6260060 → the number is 0x06260060
 splitting it between AX and DX
 AX = 0x0060
 DX = 0x0626

Q9 → AH = 0xAB = 1010 1011
 BH = 0x5C = 0101 1100

AH AND BH = 0000 1000

AH will have 0x08

ZF = 0
 PF = 0 (odd)

Q10 AX = 0xF0F0 = 1111 0000 1111 0000
 BX = 0x0F0F = 0000 1111 0000 1111

AX ^ BX = 1111 1111 1111 1111

AX will have 0xFFFF

ZF = 0
 PF = 1 (8 ones → even)

Q11 → MOV AX, [SI]

SI = 0x2000
 segment address = 0x3000

Now, physical Address = (segment << 4) + offset.

$$\begin{aligned}
 &= 0x3000 \ll 4 + 0x2000 \\
 &= 0x3000 \times 0x10 + 0x2000 \\
 &= 0x30000 + 0x2000 \\
 &= 0x32000
 \end{aligned}$$

⇒ physical address = 0x32000

Q12 → segment address = 0x1000

Q12 \rightarrow Segment address = $0x1000$

Offset address = $0x3000$

$$\begin{aligned}\text{Physical address} &= 0x1000 \times 0x10 + 0x3000 \\ &= 0x13000\end{aligned}$$

Q13 \rightarrow $bx(\text{offset}) = 0x1234$

Since, segment address is not explicitly given

\therefore by default, DS segment register is used.

$$\begin{aligned}\text{Physical address} &= (DS \ll 4) + \text{offset} \\ &= 0x0000 \times 0x10 + 0x1234 \\ &= 0x1234\end{aligned}$$

Q14 \rightarrow Segment address = $0x2000$

$$\begin{aligned}\text{offset} &= bx + 0x10 \\ &= 0x1010\end{aligned}$$

$$\begin{aligned}\text{Physical address} &= 0x2000 \ll 4 + 0x1010 \\ &= 0x2000 \times 0x10 + 0x1010 \\ &= 0x21010\end{aligned}$$

Q15 \rightarrow Segment Address = $0x2000$

$$\text{Effective Address} = BP + 20H = 0x3020$$

$$\begin{aligned}\text{Physical Address} &= 0x4000 \times 0x10 + 0x3020 \\ &= 0x43020\end{aligned}$$

Q16 \rightarrow MOV AL, [3000H]

INC AL

MOV [3000H], AL

Q17 \rightarrow Let the memory locations of 4000h and 4001h have some initial values

MOV AL, [4000H]

MOV BL, [4001H]

MOV [4000H], BL

MOV [4001H], AL

Q 18 → Let the five continuous memory locations after 7000H have some values.

MOV SI, 7000H

MOV BL, 5

Loop SUM:

ADD AL, [SI]

ADC AL, 0

INC SI

DEC BL

JNZ LOOP-SUM

Q 19 → MOV SI, 8000H

MOV BL, 5

MOV CL, 1

Loop:

MOV [SI], CL

INC CL

INC SI

DEC BL

JNZ Loop

Q 20 → 1. Little Endian : 0x 6665

Big Endian : 0x 6566

diff : $\begin{array}{r} 6665 \\ 6566 \\ \hline 00FF \end{array}$

= 255 → satisfies

2. Little Endian : 0x 0001

Big Endian : 0x 0100

Here, Little Endian < Big Endian

∴ diff. would be -ve ⇒ fails.

3. Little Endian : 0x 4243

Big Endian : 0x 4342

Here, Little Endian < Big Endian

∴ diff. would be -ve ⇒ fails.

4. Little Endian : 0x 0100

Big Endian : 0x 0001

diff : $\begin{array}{r} 0100 \\ 0001 \\ \hline FF \end{array}$

= 255 → satisfies