# Laboratórna úloha číslo 1


#### Daniel Haluška

# GitHub:

Link repozitára: https://github.com/DaNNym99/Digital-electronics-1

# 1. Zapojenie Nexys A7 board:

#### 1.1. Board



### 1.2. Mapovanie vstupov/vystupov

Ozacenie	Port (Entity)	Funkcia
J15	a_i[0]	SW0
L16	a_i[1]	SW1
M13	b_i[0]	SW2
R15	b_i[1]	SW3
R17	c_i[0]	SW4
T18	c_i[1]	SW5
U18	d_i[0]	SW6
R13	d_i[1]	SW7
U11	sel_i[0]	SW7
V10	sel_i[1]	SW7
H17	f_o[0]	LD0
K15	f_o[1]	LD1

# 2. 4-to-1 Multiplexor

#### 2.1. Súbor mux\_2bit\_4to1.vhd


```
library ieee;
use ieee.std_logic_1164.all;
-- Entity declaration for 2-bit binary comparator
entity mux_2bit_4to1 is
   port
    (
                    : in std_logic_vector(2 - 1 downto 0);
       a_i
       b_i
                    : in std_logic_vector(2 - 1 downto 0);
                    : in std_logic_vector(2 - 1 downto 0);
       сi
       dі
                     : in std_logic_vector(2 - 1 downto 0);
       sel_i
                    : in std_logic_vector(2 - 1 downto 0);
       f o
                  : out std_logic_vector(2 - 1 downto 0)
end entity mux_2bit_4to1;
-- Architecture body for 2-bit binary comparator
architecture Behavioral of mux_2bit_4to1 is
```

#### 2.2. Súbor tb mux 2bit 4to1.vhd

```
library ieee;
use ieee.std_logic_1164.all;
-- Entity declaration for testbench
entity tb mux 2bit 4to1 is
  -- Entity of testbench is always empty
end entity tb_mux_2bit_4to1;
-- Architecture body for testbench
_____
architecture testbench of tb_mux_2bit_4to1 is
   -- Local signals
   signal s_a : std_logic_vector(2 - 1 downto 0);
   signal s_b
                  : std_logic_vector(2 - 1 downto 0);
                  : std_logic_vector(2 - 1 downto 0);
   signal s_c
   signal s_d
                  : std_logic_vector(2 - 1 downto 0);
   signal s_sel
                  : std_logic_vector(2 - 1 downto 0);
   signal s_f : std_logic_vector(2 - 1 downto 0);
begin
    -- Connecting testbench signals with comparator 2bit entity (Unit Under Test)
   uut_mux_2bit_4to1 : entity work.mux_2bit_4to1
       port map
       (
           a_i
                      => s_a,
           b_i
                       => s_b,
           c_i
                       => S_C,
           d_i
                       => s_d,
           sel_i
                       => s_sel,
           f_0 \Rightarrow s_f
       );
```


```
-- Data generation process
    _____
   p_stimulus : process
   begin
       -- Report a note at the begining of stimulus process
       report "Stimulus process started" severity note;
       s_d <= "00"; s_c <= "00"; s_b <= "00"; s_a <= "00"; wait for 100 ns;
       s_sel <= "00"; wait for 100 ns;</pre>
       s_a <= "01"; wait for 100 ns;
       s_b <= "01"; wait for 100 ns;
       s_sel <= "01"; wait for 100 ns;</pre>
       s_c <= "00"; wait for 100 ns;
       s_b <= "11"; wait for 100 ns;</pre>
       s_d <= "10";
       s_c <= "11";
       s_b <= "01";
       s_a <= "00";
       s_sel <= "10";
       wait for 100 ns;
       s_d <= "00";
       s_c <= "00";
       s_b <= "00";
       s_a <= "01";
       s sel <= "10";
       wait for 100 ns;
       s_d <= "10";
       s_c <= "11";
       s_b <= "01";
       s_a <= "00";
       s sel <= "11";
       wait for 100 ns;
       -- Report a note at the end of stimulus process
       report "Stimulus process finished" severity note;
       wait;
   end process p_stimulus;
end architecture testbench;
```

#### 2.3. Symulovaný výstup




# 3. Tutorial:

# 3.1. Stav po zapnutí




• pre vytvorenie projektu klikneme na create project a zvolíme next

# 3.2. Pomenovanie projektu




- zvolíme meno projektu a zložku kde má byť projek uložený
- na nasledujúcej karte zvolíme RTL project

### 3.3. Pridanie source file




• pre programovanie vo VHDL zmeníme cilový jazyk a jazyk simulátoru na VHDL a pridáme pomocou create file zdrojový súbor

# 3.4. Vytvorenie súboru spolupracujuceho s doskou




• pomocou create file vytvoríme subor do ktorého nasledne nakopírujeme Nexis A7 z githubu

# 3.6. Pridanie vyvojovej dosky



• na vrchnej ponuke sa preklikneme na boards a vyhladáme nami používanú dosku (Nexis A7-50T)

# 3.7. Vytvorenie testovacieho súboru



• po vytvorení projektu klikneme pravím na Simulation Sources > Add sources > Add or create simulation sources > Create file zvolíme názov súboru a necháme vytvoriť