
ECE 369A

Fundamentals of Computer Architecture

Exam II – Type ABCD Solutions

Fall 2023

Problem 1 (17 pts)



This datapath is designed to execute regular MIPS instructions following the MIPS specification, but it is somewhat different from the datapath introduced in class for a good reason. After benchmarking the vbsme.s code, your teammate found that values in the offset field of I-type instructions never exceeded 31. Therefore as an optimization, your teammate decided to use only six bits of the offset field in an I-type instruction as shown on the datapath. Assume that:

- The register file and memory both write on the rising edge of the clock
- The extender will zero extend if the ExtOp bit is 0 and sign extend when the ExtOp bit is 1
- The data memory reads asynchronously but has synchronous writes.
- Initially \$t0 is 16, \$t1 is 12 and PC is 204 and we are executing the MIPS instruction slti \$t0, \$t1, -4
- Control signals for this MIPS instruction are shown in the table below.

Орс	ode	RegDst	RegWrite	ExtOp	ALUSrc	ALU Operation	MemWrite	MemToReg	branch	PCSrc
slt	i	1	1	0	0	set less than	0	0	1	01


a) You are debugging this design. What values will you observe on wires labeled from "A" through "F"?

Wire	A	В	С	D	Е	F
Value						
						1

b) Indicate the error(s) in the control signal values and show the correct value(s) on the table. Take also into account value(s) that should be don't cares for full credit.

Solution

a-type




This datapath is designed to execute regular MIPS instructions following the MIPS specification, but it is somewhat different from the datapath introduced in class for a good reason. After benchmarking the vbsme.s code, your teammate found that values in the offset field of I-type instructions never exceeded 31. Therefore as an optimization, your teammate decided to use only six bits of the offset field in an I-type instruction as shown on the datapath. Assume that:


- The register file and memory both write on the rising edge of the clock
- The extender will zero extend if the ExtOp bit is 0 and sign extend when the ExtOp bit is 1
- The data memory reads asynchronously but has synchronous writes.
- Initially \$t0 is 16, \$t1 is 12 and PC is 204 and we are executing the MIPS instruction slti \$t0, \$t1, -4
- Control signals for this MIPS instruction are shown in the table below.

Opcode	RegDst	RegWrite	ExtOp	ALUSrc	ALU Operation	MemWrite	MemToReg	bran	ıch	PCS	rc
slti	10	1	0/1	9/ L	set less than	0	0	1/		9/1	ľ
	,		/	_				\mathcal{I})	1/04	$\overline{\mathbf{n}}$


b-type




c-type



d-type



Problem 2 (18 pts):




Part (a) Your goal is to introduce a "pop" instruction specification for the provided datapath. All instructions use the same format given below. Two of the instruction fields are filled for you. The "opcode" is the integer value 64 and "rs" field is labeled as \$sp for the "pop" instruction.

opcode	rs	rt	rd	imm
I[31:26]	I[25:21]	I[20:16]	I[15:11]	I[10:0]
64	\$sp			

"pop" instruction involves the following operations:


- # PC = Memory[GPR[\$sp]] where \$sp is GPR[29] in the register file # GPR[[\$sp] = GPR[[\$sp] + 4,
- # GPR refers to general purpose register (register file)
- i) Finalize the "pop" specification by utilizing the unused fields in the instruction so that it can be executed without having to make any changes to the datapath in a single clock cycle. What should be the values in rt, rd and imm fields of the pop instruction? Indicate on the table above.
- ii) What should be the values for each control signal? On the datapath figure, indicate the value of each control signal in order to realize the "pop". You must Use X for don't care when applicable. ALUOp can be one of the following operations: add, sub, mul, sll, and srl. You are **not** allowed to modify the datapath.




opcode	rs	rt	rd	imm
I[31:26]	I[25:21]	I[20:16]	I[15:11]	I[10:0]
64	\$sp	\bigcirc	29	4


PC = Memory[GPR[\$sp]] where \$sp is
GPR[29] in the register file
GPR[[\$sp] = GPR[[\$sp] + 4,

a-type timing analysis







C type



D type



Problem 3



A type

Instructions	1	2	3	4	5	6	7	8	9	10	11	12	13
lw \$1, 8(\$3)	F	D	Х	М	W								
sub \$4, \$2, \$1		F	D	D	D	Е	М	W					
or \$8, \$1, \$4					F	D	Е	M	W				
add \$5 ,\$1, \$4						F	D	D	E	М	W		

- a) What is the CPI for this code sequence when executed on the datapath given above? Show your work.

 CPI = 11/4
- b) What would be the CPI of this code sequence if we ran it on a single cycle datapath?

Takes 1 clock cycle to complete a single instruction on a single cycle datapath.

В

Instructions	1	2	3	4	5	6	7	8	9	10	11	12	13
add \$1, \$2, \$3	F	D	EX	М	W								
sub \$4, \$5, \$1		F	D	Е	М	W							
or \$8, \$3, \$1			F	D	D	Е	M	W					
lw \$4, 4(\$8)				F	F	D	D	E	М	W			

a) CPI = 10/4, b)CPI = 1

С

Instructions	1	2	3	4	5	6	7	8	9	10	11	12	13
lw \$1, 8(\$3)	F	D	EX	М	W								
sub \$4, \$2, \$5		F	D	Е	М	W							
or \$8, \$1, \$4			F	D	E	М	W						
add \$5 ,\$8, \$8				F	D	D	D	E	М	W			


a) CPI = 10/4, b) CPI = 1

D

Instructions	1	2	3	4	5	6	7	8	9	10	11	12	13
add \$1, \$2, \$3	F	D	EX	М	W								
sub \$4, \$1, \$5		F	D	D	E	М	W						
or \$8, \$1, \$4			F	F	D	E	М	W					
lw \$7, 4(\$8)					F	D	D	Е	М	W			


10/4, 1

Problem 4 (extra credit)




	ID Stage (3pts)	EX Stage (3pts)	ME Stage (Bonus)	WB Stage (Bonus)
	a) bne \$s0, \$s3, label s0	a) sub \$t0, \$s1, \$t0	a) lw \$s0, 100(\$s1)	a) sw \$t1, -4(\$v0)
	b) bne \$t0, \$v0, label	b) xori \$t1, \$s3, 100	b) sw \$s1, 100(\$t1)	b) addi \$s1, \$v0, 100
	c) bne \$s0, \$s4, label	c) andi \$s1, \$t0, 100	c) slti \$s1, \$s2, 100	c) lw \$a1, 16(\$s1)
	d) bne \$t0, \$t1, label	d) ori \$t0, \$s1, 80	d) beq \$s1, \$s3, loop	d) add \$s1, \$s1, t0
	e) add \$s0, \$v0, \$t0	e) lw \$t0, 4(\$s3)	e <mark>) addi \$s1, \$s2, 12</mark>	e) sub \$s1, \$s1, \$a3
Justify Your Selection	Select line for the mux before the PC is 0. This is a branch instruction with rs = v0 and rt = t0	ALU first input forwarded from MEM stage. Destination register in MEM is s1 (= rs). Alu second input is the immediate field. Rt is t0.	memwrite = 0, not a sw adrs input is 100, not a slti since forwarding to ex stage, regwrite must be high, not a beq only option is addi.	regwrite is 0 only sw fits

В




ID Stage (3pts)	EX Stage (3pts)	ME Stage (Bonus)	WB Stage (Bonus)
a) bne \$s0, \$s3, label	a) sub \$t0, \$s8, \$t0	a <mark>) addi \$s3, \$t0, 8</mark>	a) add \$ra, \$s1, \$t0
b) bne \$t0, \$v0, label	b) xori \$t1, \$s3, 100	b) sw \$s3, 100(\$s1)	b) add \$s1, \$t1, \$t0
c) bne \$t0, \$v0, label	c) and \$s1, \$s3, t0	c) slti \$s3, \$s2, 100	c) lw \$s1, 16(\$s1)
d) bne \$t0, \$t1, label	d) ori \$t0, \$s1, 80	d) beq \$s3, \$s2, 100	d) sw \$ts3, -4(\$s0)
e) add \$s0, \$t1, \$t0	e) <mark>lw \$t0, 4(\$s3)</mark>	e) addi \$s1, \$s2, 12	e) and \$s1, \$ra, \$a3
Select line for the mux before the PC is 0. This is a branch instruction with rs = t1 and rt = t0	MemRead is 1	memwrite = 0, not a sw adrs input is 100, not a slti since forwarding to ex stage, regwrite must be high, not a beq only option is addi.	regwrite is 0 only sw fits
	a) bne \$s0, \$s3, label b) bne \$t0, \$v0, label c) bne \$t0, \$v0, label d) bne \$t0, \$t1, label e) add \$s0, \$t1, \$t0 Select line for the mux before the PC is 0. This is a branch instruction with rs =	a) bne \$s0, \$s3, label b) bne \$t0, \$v0, label c) bne \$t0, \$v0, label d) bne \$t0, \$t1, label e) add \$s0, \$t1, \$t0 Select line for the mux before the PC is 0. This is a branch instruction with rs =	a) bne \$s0, \$s3, label b) bne \$t0, \$v0, label c) bne \$t0, \$v0, label d) bne \$t0, \$t1, \$s3, t0 d) bne \$t0, \$t1, label e) add \$s0, \$t1, \$t0 Select line for the mux before the PC is 0. This is a branch instruction with rs = t1 and rt = t0 a) sub \$t0, \$s8, \$t0 b) sw \$s3, 100(\$s1) c) slti \$s3, \$s2, 100 d) beq \$s3, \$s2, 100 e) addi \$s1, \$s2, 12 MemRead is 1 memwrite = 0, not a sw adrs input is 100, not a slti since forwarding to ex stage, regwrite must be high, not a beq

С



	ID Stage (3pts)	EX Stage (3pts)	ME Stage (Bonus)	WB Stage (Bonus)
	a) bne \$s0, \$s3, label	a) sub \$t0, \$s8, \$t0	a) lw \$s1, 100(\$t3)	a) add \$ra, \$s1, \$t0
	b) bne \$t0, \$v0, label	b) xori \$t1, \$s3, 100	b) sw \$t3, 100(\$s1)	b) and \$s1, \$t1, \$t0
	c) bne \$s0, \$s4, label	c) andi \$t1, \$t0, 100	c) slti \$t3, \$s2, 100	c) sw \$s7, 16(\$s3)
	d) bne \$t0, \$t1, label	d) ori \$t0, \$s3, 80	d) addi \$t3, \$s0, 4	d) lw \$s1, -4(\$s0)
	e) add \$s0, \$s0, \$s4	e) lw \$t0, 4(\$s3)	e) beq \$t3, \$s2, loop	e) or \$s1, \$ra, \$a3
Justify	Select line for the mux	Alu second input is the	memwrite = 0, not a sw	regwrite is 0
Your	before the PC is 0. This is a branch instruction with rs =	immediate field. Rt is t1.	adrs input is 100, not a slti since forwarding to ex	only sw fits
Selection	s4 and rt = s0		stage, regwrite must be	S.I., S.I. II.
			high, not a beq	
			only option is addi.	

D



	ID Stage (3pts)	EX Stage (3pts)	ME Stage (Bonus)	WB Stage (Bonus)
	a) bne \$s0, \$s3, label	a) sub \$t0, \$t0, \$s0	a) slti \$s0, \$s2, 100	a) add \$ra, \$s1, \$t0
	b) bne \$t1, \$t0, label	b) xori \$t0, \$s0, 100	b) sw \$s0, 100(\$s1)	b) or \$s1, \$t1, \$t0
	c) bne \$s0, \$s4, label	c) andi \$s0, \$t0, 100	c) addi \$s0, \$s1, 8	c) lw \$s1, 16(\$s0)
	d) bne \$t0, \$t1, label	d) ori \$s0, \$s3, 80	d) lw \$s1, 100(\$s0)	d) and \$s1, \$ra, \$a3
	e) add \$s0, \$s3, \$s0	e) lw \$t0, 4(\$s0)	e) beq \$s0, \$s2, loop	e) sw \$t0, -8(\$s2)
Justify	Select line for the mux	ALU second input	memwrite = 0, not a sw	regwrite is 0
Your	before the PC is 0. This is a branch instruction with rs =	forwarded from MEM stage. Destination	adrs input is 100, not a slti since regwrite is high, not a	only sw fits
Selection	s3 and rt = s0	register in MEM is s0 (=	beq	,
		rt). Alu second input is not	only option is addi.	
		immediate field.		