


Title		
Size	Number	Revision
A3		
Date	28/05/2014	Sheet of
File	C:\Users\TOP\PEXA\SIMPLE\Drawn By...	



```
process(clk)
begin
  If (clk = '0' and clk'event) then
    If HF = '1' then
      N <= RES(7);
      If RES = "00000000" then Z <='1'; else Z <='0';
      end if;
      P <= not (RES(7) xor RES(6) xor RES(5) xor RES(4) xor RES(3) xor RES(2) xor RES(1) xor RES(0));
      C <= Cr(7);
    end if;
  end if;
end process;

Desplazador:
process(DES, RES)
begin
  case DES is
    when "00" => S <= RES; -- No desplaza
    when "01" => S <= '0' & RES(7 downto 1); -- Desplaza a la derecha
    when "10" => S <= RES(6 downto 0) & '0'; -- Desplaza a la izquierda
    when others => S <= (others => 'X');
  end case;
end process;

end Bit_Slice;
```

```

architecture Behavioral of ALU_BIT is
Begin
    Process (A,B,Cin,SELOP)
    Begin
        case SELOP is
            when "000" => R <= B;           -- R = B
                Cout <= 'X';
            when "001" => R <= not B;         -- R = /B
                Cout <= 'X';
            when "010" => R <= A and B;      -- R = AB
                Cout <= 'X';
            when "011" => R <= A or B;       -- R = A or B
                Cout <= 'X';
            when "100" => R <= A xor B;      -- R = A xor B
                Cout <= 'X';
            when "101" =>                   -- R = A + B
                R <= A xor B xor Cin;
                Cout <= (A and B) or (Cin and (A or B));
            when "110" =>                   -- R = B + 1
                R <= B xor Cin;
                Cout <= B and Cin;
            when "111" =>                   -- R = /B + 1
                R <= (not B) xor Cin;
                Cout <= (not B) and Cin;
            when others => R <= 'X';
                Cout <= 'X';
        end case;
    end process;
end Behavioral;

```

```

-- *****
-- ** PROYECTO PDUA **
-- ** Modulo: BANCO **
-- ** Creacion: Julio 07 **
-- ** Revision: Julio 09 **
-- ** Por: MGH-CMUA-UNIANDES **
-- *****

-- Descripcion:
-- Banco de registros
--
--          reset_n    HR (Habilitador)
--
--          |_____|
--          |  PC  |
--          |  SP  |
--          | DPTR |
--          |  A   | --> BUSB
--          | AVI  | --> BUSA
--          | CTE1 |
--          |  ACC |
--          |_____|
--
--          |  |
--          | SC | SB
--
-- Selector de destino Selector de Origen
--          reg <--BUSC  BUSB <-- reg
-- *****

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity banco is
    Port ( RESET      : in    std_logic;
          HR          : in    std_logic;
          CLK         : in    std_logic;
          SC,SB       : in    std_logic_vector(2 downto 0);
          BUSC        : in    std_logic_vector(7 downto 0);
          BUSA,BUSB   : out   std_logic_vector(7 downto 0)
    );
end banco;

architecture Behavioral of banco is

    SIGNAL PC,SP,DPTR,A,AVI,TEMP,CTE1,ACC : std_logic_vector(7 downto 0);


begin
    process (SC,HR,BUSC,RESET,CLK)
    begin
        if (rising_edge(clk)) then
            if RESET = '1' then
                PC  <= "00000000";
                SP  <= "10000000"; -- Primera posicion de RAM
                DPTR <= "00000000";
                A   <= "00000000";
                AVI <= "00000000"; -- Apuntador al Vector de Interrupcion
                TEMP <= "00000000";
                CTE1 <= "11111111"; -- Constante Menos 1 (Compl. a 2)
                ACC  <= "00000000";
            elsif HR = '1' then
                case SC is
                    when "000" => PC      <= BUSC;
                    when "001" => SP      <= BUSC;
                    when "010" => DPTR    <= BUSC;
                    when "011" => A       <= BUSC;
                    -- when "100" => B      <= BUSC; -- B es constante (vector de Int)
                    when "101" => TEMP    <= BUSC;
                    -- when "110" => CTE1   <= BUSC; -- Es constante (menos 1)
                    when "111" => ACC     <= BUSC;
                    when others => CTE1   <= "11111111";
                end case;
            end if;
        end if;
    end process;
end banco;

```

```
process (SB, PC, SP, DPTR, A, AVI, TEMP, ACC, CTE1)
begin
    case SB is
        when "000" => BUSB <= PC;
        when "001" => BUSB <= SP;
        when "010" => BUSB <= DPTR;
        when "011" => BUSB <= A;
        when "100" => BUSB <= AVI;
        when "101" => BUSB <= TEMP;
        when "110" => BUSB <= CTE1;
        when "111" => BUSB <= ACC;
        when others=> BUSB <= ACC;
    end case;
end process;

BUSA <= ACC;

end Behavioral;
```



```

    when "0110" => UI <= "1111001000000000"; --MOV [DPTR],ACC      B
    when "0111" => UI <= "0011111100100000"; --INV ACC           B
    when "1000" => UI <= "0011101101000000"; --AND ACC,A          B
    when "1001" => UI <= "0011101110100000"; --ADD ACC,A          B
    when "1010" => UI <= "00000XXX00000001"; --JMP DIR            B
    when "1011" => UI <= "00000XXX00000010"; --JZ DIR             B
    when "1100" => UI <= "00000XXX00000011"; --JN DIR            B
    when "1101" => UI <= "00000XXX00000100"; --JC DIR            B
    when "1110" => UI <= "00110110000XXXXX"; --CALL DIR          ?
    when "1111" => UI <= "00110110000XXXXX"; --RET               ?
    when others => UI <= (others => 'X');

```

```
    end case;
```

```
    end if;
```

```
end process;
```

```
DATA <= data_s;
```

```
FLAG <= flag1;
```

```
SD <= hs;
```

```
HR <= hrl;
```

```
end Behavioral;
```



```

-- *****
-- ** PROYECTO PDUA **
-- ** Modulo: MAR (Registro de direcciones) **
-- ** Creacion: Julio 07 **
-- ** Revisión: Marzo 08 **
-- ** Por: MGH-CMUA-UNIANDES **
-- *****
-- ** Single Cycle PDUA CPU by David Arévalo
-- Descripcion:
-- ALU Bit_Slice de N Bits
--           Clk //HMAR (habilitador)
--
--           |_____|
--           |       |
-- BUS_DIR ->|       |--> BUS_C
--           |_____|
--
-- *****

```

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

```

```

entity MAR is
    Port ( CLK          : in std_logic;
          RESET        : in std_logic;
          BUS_DIR       : out std_logic_vector(4 downto 0);
          BUS_C         : in std_logic_vector(4 downto 0)
          --HMAR        : in std_logic);
end MAR;

```

```

architecture Behavioral of MAR is


```

```

begin
process(RESET,CLK)
begin
if RESET = '1'then
    BUS_DIR <= "00000";
else
    if (CLK'event and CLK = '1') then
        --if HMAR = '1' then
            BUS_DIR <= BUS_C;
        --end if;
    end if;
end if;
end process;
end Behavioral;

```

```
-- *****
-- **      PROYECTO PDUA                                     **
-- **      Modulo:  RAM                                       **
-- **      Creacion:   Julio 07                               **
-- **      Revisión:   Marzo 08                               **
-- **      Por :       MGH-DIMENDEZ-CMUA-UNIANDES            **
-- *****
-- **      Revisión abril 2014 David Arévalo
-- Descripción:
-- RAM (Buses de datos independientes in-out)
--
--                                     cs
--                                     _____|_
--                                     |
--      rw -->|_____ |
-- dir(direccion)-->|_____ |--> data_out
--      data_in -->|_____ |
--
-- *****
```



```
        end case;  
    else INST <= (others => 'Z');  
    end if;  
end process;  
end;
```