# Grey Code Counter Verification

Pranav T. Varkey, Shrikrishna Pandit PES2UG22EC098, PES2UG22EC135

### **AGENDA**

N1 DUT

Code snippet Explanation RTL

? Directed Test-Bench

Code snippet Implementation Outputs Waveforms 3 Layered Test-Bench

Top

Scoreboard

Monitor

Generator

Driver

Interface

Environment

Test

Transaction

0utputs

Simulation Output Waveform

### O1 DUT

```
1 timescale 1ns/1ps
2 module gray_counter (input clk, input rst, output reg [2:0]
  o_o, output [2:0] gray);
      reg [2:0] bun; // Internal binary counter
       always @(posedge clk) begin
           if (rst)
               bun <= 3'b000; // Reset counter
           else
               bun <= bun + 1; // Increment counter</pre>
      end
      // Assign the binary counter to `o_o`
      always @(posedge clk) begin
           o_o <= bun;
12
      end
13
      // Gray code conversion
14
      assign gray = \{bun[2], bun[2] \land bun[1], bun[1] \land
  bun[0]};
16 endmodule
```

### **Explanation of DUT**

The Gray Counter module implements a synchronized 3-bit counter with binary-to-Gray code conversion. The system comprises:

1	Binary Counter	Component ('bi	ın')·	

- 3-bit synchronous counter
- Clock-driven incrementing
- Active reset functionality (`rst`)

### 2. Output Architecture:


- Binary output (`o\_o`): Direct counter value
- Gray code output (`gray`): Converted binary value

### 3. Binary-to-Gray Conversion Logic:

- MSB: Retained from binary value
- Other bits: XOR operation between adjacent binary bits
- Mathematical representation: `gray[i] = binary[i] XOR binary[i+1]`

This implementation provides an efficient synchronous counting system with simultaneous binary and Gray code outputs, suitable for applications requiring minimal bit transitions between sequential states.

### RTI.



### 02

Test-Bench

```
module gray_counter_tb;
      reg clk, rst; wire [2:0] o_o, gray;
      // Instantiate the gray counter
      gray_counter dut (
         .clk(clk), .rst(rst), .o_o(o_o), .gray(gray));
      // Clock generation
      initial begin
           c1k = 0;
           forever #5 clk = ~clk;
      end
      // Test stimulus
      initial begin
          // Initialize waveform dump
          $dumpfile("gray_counter_tb.vcd");
          $dumpvars(0, gray_counter_tb);
          // Reset test
          rst = 1;
          rst = 0:
          // Run for 8 clock cycles to observe full counting sequence
          // Apply reset again
          rst = 1;
          rst = 0;
           $finish;
      end
      // Monitor changes
      initial begin
         $monitor("Time=%0t rst=%b binary=%b gray=%b", $time, rst, o_o, gray);
      end
33 endmodule
```

### Explanation of Test-Bench

A directed testbench was developed to verify the gray\_counter module's functionality through predetermined test scenarios. The testbench implements:

- 1. Test Environment Setup:
- Clock generation with 10ns period
- Module instantiation with port mapping
- Signal monitoring and waveform dumping
- 2. Test Scenarios:
- Initial reset verification
- Complete counting sequence (0-7)
- Secondary reset validation
- Concurrent binary and Gray code output monitoring
- 3. Verification Methods:
- Automated signal monitoring via \$monitor
- Waveform generation for visual analysis
- Controlled test duration with \$finish

This structured approach ensures comprehensive verification of both reset functionality and counting sequence, validating the module's binary-to-Gray code conversion accuracy.

### 03


Layered Test-Bench

### All the different Layers

- 1. Top
- 2. Environment
- 3. Test
- 4. Interface
- 5. Transaction
- 6. Driver
- 7. Generator
- 8. Scoreboard
- 9. Monitor

A layered testbench is a modular approach to verifying digital designs, dividing functionality into distinct layers for better structure and reusability. It consists of a driver that generates low-level signals or transactions to stimulate the Design Under Test (DUT), a monitor that observes DUT outputs and translates them into high-level data, and a scoreboard or checker that compares expected and actual results to validate functionality. A test control layer coordinates these components to execute specific test scenarios. This separation of concerns simplifies debugging, enhances reusability, and improves the efficiency and effectiveness of the verification process.

### Layered Test-bench



### 3.a

Top

```
`include "interface.sv"
module thench top gray;
        intf i intf();
        clock cl(.clk(i intf.clk), .Tc(i intf.Tc));
        test t1(i intf);
        gray counter c1 (i intf.out, i intf.count, i intf.clk, i intf.rst);
        initial begin
                $dumpfile("dump.vcd"); $dumpvars;
        end
endmodule
module clock (
        output bit clk,
        input int Tc
        );
        always #(Tc) clk = ~clk;
        initial clk = 0;
endmodule
```

This SystemVerilog testbench validates a `gray\_counter` module using an interface (`intf`) for connectivity. A `clock` module generates a clock signal based on the period `Tc`. The `test` module (`t1`) provides stimulus, and the `gray\_counter` (`c1`) is connected via the interface. Waveform generation is enabled with `\$dumpfile` and `\$dumpvars`.

### 3.0

Test

```
`include "environment.sv"
program test(intf i intf);
        environment env;
        initial
        begin
                env = new(i intf);
                repeat (2) env.run();
                $finish;
        end
endprogram
```

This SystemVerilog program 'test' sets up a verification environment using the 'intf' interface. An environment object env is created and initialized with i\_intf. The env.run() task is executed twice to drive and monitor the simulation, followed by ending the simulation with \$finish.

### 3.C

Environment

```
`include "transaction.sv"
`include "generator.sv"
`include "driver.sv"
`include "monitor.sv"
 include "scoreboard.sv"
class environment;
                       gen;
                       driv;
                       mon;
       scoreboard
                       scb;
       mailbox
                              m1;
                              m2;
       virtual intf vif;
       function new(virtual intf vif);
               m1 = new();
               m2 = new();
               gen = new(m1);
               driv = new(vif,m1);
               mon = new(vif,m2);
               scb = new(m2);
       task gener();
                       $display("======= Generating @ %0d =======", $time);
                              gen.main();
                              driv.main();
```

```
$display("======", $time);
                  mon.main();
                  scb.main();
endtask
task run;
      driv.reset;
      gener();
            repeat(7) begin
                  test();
                  #(2* vif.Tc);
            driv.reset;
endtask
```

### Environment

This SystemVerilog code defines an `environment` class for a modular verification environment. It integrates key components:

### Components:

- `generator`: Generates transactions.
- `driver`: Drives signals based on transactions.
- `monitor`: Observes and collects signals.
- `scoreboard`: Compares actual and expected results.
- Mailboxes: `m1` and `m2` are used for inter-component communication.

### Initialization:

- Constructor initializes the virtual interface (vif) and components, linking mailboxes for communication.

### Tasks:

- `gener()`: Runs the generator and driver concurrently.
- `test()`: Executes monitor and scoreboard processes concurrently.
- 'run()': Resets the driver, runs generation, and performs repeated testing over 7 iterations, syncing with 'vif.Tc'.

This class organizes a comprehensive simulation environment with parallel execution of verification processes.

### 3.0

Interface

```
interface intf();
        logic rst;
        logic clk;
        logic [2:0] count;
        logic [2:0] out;
        int reset duration, Tc = 1; // Clock Duration
endinterface
```

This SystemVerilog code defines an interface `intf` to centralize signal and parameter declarations for modular communication. Key elements include: Signals:

- `rst`: Reset signal.
- `clk`: Clock signal.
- `count` and `out`: 3-bit data signals for counter operations.

### Parameters:

- `reset\_duration`: Duration for the reset signal.
- `Tc`: Clock period, initialized to 1.

This interface simplifies connectivity and improves modularity in testbench design.

### 3.0

Transaction

```
class transaction;
       rand int reset duration;
                                     // Duration to release the reset signal
       logic [2:0] out, count;
       logic rst, clk;
       // Constraint to limit reset duration to a reasonable range
       constraint reset duration c { reset duration inside {[2:7]}; }
       // Function to randomize the transaction values
       function void randomize transaction();
               if (!this.randomize())
                      $display("Randomization failed");
       endfunction
       function void display(string name);
               $display("\n %s -----,name);
               $display("reset duration = %0d", reset duration);
               $display("count = %0d, out = %b", count, out);
               $display("----");
       endfunction
endclass
```

This SystemVerilog code defines a 'transaction' class for encapsulating stimulus data in a verification environment.

Attributes:

- `reset\_duration`: Randomized reset release duration with constraints (2–7).
- `out` and `count`: 3-bit data signals.
- `rst` and `clk`: Control signals.
- Constraints: Enforces a range for `reset\_duration`.

### Methods:

- `randomize\_transaction()`: Randomizes transaction fields, with error handling for failures.
- `display(string name)`: Prints transaction details with a customizable label.

  This class models input stimuli, ensuring controlled randomness and easy debugging.

# 3.f

Driver

```
class driver;
      virtual intf vif;
      mailbox gen2driv;
      function new(virtual intf vif,mailbox gen2driv);
             this.vif = vif;
             this.gen2driv = gen2driv;
      endfunction
      task reset:
             transaction trans;
             vif.rst <= 0;
             #(vif.reset duration * 2 * vif.Tc);
             vif.rst <= 1;
             #(2 * vif.Tc);
             vif.rst
             endtask
      task main;
             repeat(1) begin
                    transaction trans:
                    gen2driv.get(trans);
                    trans.count
                                  = vif.count:
                    trans.out
                                  = vif.out;
                    vif.reset duration = trans.reset duration;
                    trans.display("Driver");
      endtask
```

This SystemVerilog `driver` class handles stimulus application and signal driving in a verification environment.

### Attributes:

- 'vif': Virtual interface for signal access.
- `gen2driv`: Mailbox for receiving transactions from the generator.

### Methods:

- `new`: Constructor initializes the virtual interface and mailbox.
- `reset`: Drives the reset signal (`rst`) with timing based on `reset\_duration` and clock period (`Tc`).
- `main`: Fetches transactions from `gen2driv`, updates the virtual interface signals, and logs transaction details for debugging.

This class ensures accurate signal driving and interaction with the generator, maintaining synchronization in the testbench.

# 3. Generator

```
class generator;
        transaction trans; //Handle of Transaction class
        mailbox gen2driv; //Mailbox declaration
        function new(mailbox gen2driv); //creation of mailbox and constructor
                this.gen2driv = gen2driv;
        endfunction
        task main();
                repeat(1)
                begin
                        trans = new();
                        trans.randomize();
                        trans.display("Generator");
                        gen2driv.put(trans);
                end
        endtask
endclass
```

The `generator` class is a component in the verification environment responsible for creating and sending randomized transactions to the driver.

### Attributes:

- `trans`: A handle for the `transaction` class.
- `gen2driv`: A mailbox for sending transactions to the driver.

### Methods:

- `new`: Constructor initializes the mailbox.
- `main`: Creates a new transaction, randomizes its fields, displays the transaction details, and sends it to the `gen2driv` mailbox.

This class ensures the generation of dynamic, randomized stimulus for effective testing.

### 3.h

Scoreboard

```
class scoreboard;
        mailbox mon scb;
        function new(mailbox mon_scb);
                this.mon scb = mon scb;
        endfunction
        task main;
                transaction trans;
                repeat(1)
                        mon_scb.get(trans);
                        if(trans.out == {trans.count[2], trans.count[2] ^ trans.count[1], trans.count[1] ^ trans.count[0]})
                                $display("Result is correct");
                        else if (trans.rst == 1 && trans.out == 0)
                                $display("Result is correct");
                                $error("Wrong result");
                        trans.display("Scoreboard");
        endtask
endclass
```

### Scoreboard

This SystemVerilog scoreboard class validates output signals against expected results in a verification environment.

### Attributes:

-mon\_scb: Mailbox for receiving transactions from the monitor.

### Methods:

- new: Constructor initializes the mailbox.
- main: Retrieves transactions, checks output correctness based on XOR logic, and validates reset behavior (rst). Logs results using \$display and \$error.
- trans.display: Outputs transaction details for debugging.

This class ensures output verification and functional correctness while providing debugging support within the testbench.

# 3.1

Monitor

```
class monitor;
        virtual intf vif;
       mailbox mon scb;
        function new(virtual intf vif,mailbox mon scb);
                this.vif
                             = vif;
                this.mon scb = mon scb;
        endfunction
        task main;
                repeat(1)
                        transaction trans;
                                                = new();
                        trans
                                                = vif.rst:
                        trans.rst
                        trans.clk
                                                = vif.clk:
                                                = vif.count:
                        trans.count
                                                = vif.out:
                        trans.out
                        mon scb.put(trans);
                        trans.display("Monitor");
                end
        endtask
```

This SystemVerilog `monitor` class observes DUT signals and forwards captured transactions to the scoreboard via a mailbox.

### Attributes:

- `vif`: Virtual interface for accessing DUT signals.
- `mon\_scb`: Mailbox for sending transactions to the scoreboard.

### Methods:

- `new`: Constructor initializes the virtual interface and mailbox.
- `main`:
- Captures DUT signals (`rst`, `clk`, `count`, `out`) and stores them in a `transaction` object.
- Sends the transaction to the `mon\_scb` for further processing by the scoreboard.
- Logs transaction details using `trans.display` for debugging.

This class ensures accurate signal observation and transaction forwarding, acting as a bridge between the DUT and the scoreboard in the layered testbench.

### 04


Outputs

### Simulation Outputs

```
======== Driver for rst @ 2 =========
                                                   Scoreboard -----
======== Generating @ 2 =========
                                                  reset duration = 0
                                                  count = 4, out = 110
Generator -----
reset_duration = 4
                                                  ======= Driver for rst @ 12 ========
count = x, out = xxx
                                                  ========= Testing @ 12 =========
                                                   Monitor -----
Driver -----
reset_duration = 4
                                                  reset duration = 0
count = 0, out = 000
                                                  count = 0, out = 000
========= Testing @ 2 =========
                                                  Result is correct
Monitor -----
                                                   Scoreboard -----
reset duration = 0
count = 0, out = 000
                                                  reset duration = 0
                                                  count = 0, out = 000
Result is correct
                                                  ========= Testing @ 14 =========
Scoreboard -----
reset_duration = 0
                                                   Monitor -----
count = 0, out = 000
                                                  reset_duration = 0
                                                  count = 1, out = 001
========= Testing @ 4 =========
Monitor -----
                                                  Result is correct
reset duration = 0
count = 1, out = 001
                                                   Scoreboard -----
                                                  reset duration = 0
Result is correct
                                                  count = 1, out = 001
Scoreboard -----
                                                  ======= Driver for rst @ 26 =========
reset duration = 0
                                                  ======= Generating @ 26 =======
count = 1, out = 001
======== Testing @ 6 =========
                                                   Generator -----
                                                  reset_duration = 6
Monitor -----
                                                  count = x, out = xxx
reset_duration = 0
count = 2, out = 011
                                                   Driver -----
Result is correct
                                                  reset duration = 6
Scoreboard -----
                                                  count = 0, out = 000
```

35

### Waveform



### THANK YOU