

논리회로 및 설계

Chapter 7

일부 이미지 저작권:
Wikipedia, Creative Commons
Pearson Educations


Floyd, Digital Fundamentals, 10th ed.

Storage elements

- Latch
- FlipFlop


Floyd, Digital Fundamentals, 10th ed.

Store of Electron




Floyd, Digital Fundamentals, 10th ed

Store of Electron




Floyd, Digital Fundamentals, 10th ed

Store of Electron : memory?




Floyd, Digital Fundamentals, 10th ed

Save State




Floyd, Digital Fundamentals, 10th ed

Latch




NOR Active-HIGH Latch





NAND Active-LOW Latch


Floyd, Digital Fundamentals, 10th ed



Floyd, Digital Fundamentals, 10th ed





D Latch




Inputs	Outputs		Comments	
D	EN	Q	\bar{Q}	
0	1	0	1	RESET
1	1	1	0	SET
X	0	Q_0	\bar{Q}_0	No change

Floyd, Digital Fundamentals, 10th ed




Floyd, Digital Fundamentals, 10th ed

Flip-Flop



(a) Positive edge-triggered



(b) Negative edge-triggered

Inputs		Outputs		Comments
D	CLK	Q	\bar{Q}	
1	↑	1	0	SET
0	↑	0	1	RESET

(a) Positive-edge triggered

Inputs		Outputs		Comments
D	CLK	Q	\bar{Q}	
1	↓	1	0	SET
0	↓	0	1	RESET



(b) Negative-edge triggered

Floyd, Digital Fundamentals, 10th ed



JK FF

Inputs			Outputs		Comments
J	K	CLK	Q	\bar{Q}	
0	0	↑	Q_0	\bar{Q}_0	No change
0	1	↑	0	1	RESET
1	0	↑	1	0	SET
1	1	↑	\bar{Q}_0	Q_0	Toggle

Floyd, Digital Fundamentals, 10th ed




D FF




Floyd, Digital Fundamentals, 10th ed.

Setup & Hold time

Setup time is the minimum time for the data to be present *before* the clock.



Hold time is the minimum time for the data to *remain* after the clock.



Floyd, Digital Fundamentals, 10th ed.

Check point

- Latch
- FlipFlop : Sync. with Clock
- Propagation Delay
- Setup time
- Hold time