

Chap. 4 Register Transfer and Microoperations

■ 4-1 Register Transfer Language

◆ Microoperation

- The operations executed on data stored in registers (*shift, clear, load, count*)

◆ Internal H/W Organization (*best defined by specifying*)

1. The set of registers
2. The sequence of microoperations
3. The sequence control of microoperations

◆ Register Transfer Language

- The symbolic notation used to describe the microoperation transfer among registers
 - » The use of **symbols** instead of a **narrative explanation** provides an organized and concise manner
- A convenient tool for describing the internal organization of digital computers in concise and precise manner

■ 4-2 Register Transfer

◆ Registers :

- Designated by Capital Letter (*sometimes followed by numerals*) : MAR(Memory Address Register), PC(Program Counter), IR(Instruction Register), R1(Processor Register)

- The individual F/Fs in an n-bit register : numbered in sequence from 0(*rightmost position*) through n-1
- The numbering of bits in a 16-bit register : marked on top of the box
- A 16-bit register partitioned into two parts : bit 0-7(*symbol “L” Low byte*), bit 8-15(*symbol “H” High byte*)

◆ **Register Transfer** : *Information transfer from one register to another*

- $R2 \leftarrow R1$ (**transfer of the content of register R1 into register R2**)
 - » The content of the source register R1 does not change after the transfer

◆ **Control Function** : *The transfer occurs only under a predetermined control condition*

- The transfer operation is executed by the hardware only if $P=1$:

$$\left. \begin{array}{l} \text{if } (P = 1) \text{ then } (R2 \leftarrow R1) \\ P : R2 \leftarrow R1 \end{array} \right\} =$$
- A comma is used to separate two or more operations(*Executed at the same time*)

$T : R2 \leftarrow R1, R1 \leftarrow R2$

◆ **Basic Symbols for Register Transfer** : Tab. 4-1

Symbol	Description	Examples
Letters (and numerals)	Denotes a register	MAR, R2
Parentheses ()	Denotes a part of a register	R2(0-7), R2(L)
Arrow <--	Denotes transfer of information	R2 <-- R1
Comma ,	Separates two microoperations	R2 <-- R1, R1 <-- R2


■ 4-3 Bus and Memory Transfers

◆ Common Bus

- A more efficient scheme for transferring information between registers in a **multiple-register configuration**
- A bus structure = a set of common lines
- **Control signals** determine which register is selected
 - » One way of constructing a common bus system is with **multiplexers**
 - » The **multiplexers** select the source register whose binary information is placed on the bus
- The construction of a bus system for four registers : Fig. 4-3
 - » 4 bit register X 4
 - » Four 4 X 1 Multiplexers
 - » Bus Selection : S0, S1

S1	S0	Register selected
0	0	A
0	1	B
1	0	C
1	1	D


- 8 Registers with 16 bit
 - » 16 X 1 mux 8



◆ Bus Transfer


- The content of register C is placed on the bus, and the content of the bus is loaded into register R1 by activating its load control input

$$\left. \begin{array}{l} Bus \leftarrow C, R1 \leftarrow Bus \\ R1 \leftarrow C \end{array} \right\} =$$




◆ Three-State Bus Buffers

- A bus system can be constructed with **three-state gates** *instead of multiplexers*
- Tri-State : 0, 1, High-impedance(**Open circuit**)
- Buffer
 - » A device designed to be inserted between other devices to match impedance, to prevent mixed interactions, and **to supply additional drive or relay capability**
 - » Buffer types are classified as inverting or noninverting
- Tri-state buffer gate : Fig. 4-4
 - » When control input =1 : The output is enabled(output Y = input A)
 - » When control input =0 : The output is disabled(output Y = high-impedance)



◆ The construction of a bus system with tri-state buffer : **Fig. 4-5**

- The outputs of four buffer are connected together to form a single bus line(Tri-state buffer)
- No more than one buffer may be in the active state at any given time(2 X 4 Decoder)
- To construct a common bus for 4 register with 4 bit :



◆ Memory Transfer

- Memory read : A transfer information into DR from the memory word M selected by the address in AR
- Memory Write : A transfer information from R1 into the memory word M selected by the address in AR

■ The 4 types of microoperation in digital computers

- ◆ Register transfer microoperation :
- ◆ Arithmetic microoperation
- ◆ Logic microoperation
- ◆ Shift microoperation

Sec 4-4, 4-5,
4-6



Sec 4-7


■ 4-4 Arithmetic Microoperation

◆ Arithmetic Microoperation :

- Negate : 2's complement $R2 \leftarrow \overline{R2} + 1$
- Subtraction : $R1 + 2\text{'s complement of } R2$ $R3 \leftarrow R1 - R2 = R1 + (\overline{R2} + 1)$
- Multiplication(shift left), Division(shift right)


◆ 4-bit Binary Adder : **Fig. 4-6**

- Full adder = 2-bits sum + previous carry
- c_0 (input carry), c_4 (output carry)




◆ 4-bit Binary Adder-Subtractor : *Fig. 4-7*

- $M = 0$: Adder $B \oplus M + C = B \oplus 0 + 0 = B$, $\therefore A + B$
- $M = 1$: Subtractor $B \oplus M + C = B \oplus 1 + 1 = B' + 1 = -B(2\text{'s comp})$, $\therefore A - B$



◆ 4-bit Binary Incrementer

- Sequential circuit implementation by using binary counter : Fig. 2-10
- Combinational circuit implementation by using Half Adder : *Fig. 4-8*



Always added to 1

◆ Arithmetic Circuit


- One composite arithmetic circuit in **Tab. 4-3** :
Fig. 4-9
- $D = A_0(X_0) + B_0(Y_0) + C_{in}$
 - » $B_0 : S_0, S_1$ **$B, B, 0, 1$**
 - » Tab. 4-4: Input $Y = B$

Select			Input	Output	Microoperation
S_1	S_0	C_{in}	Y	$D = A + Y + C_{in}$	
0	0	0	B	$D = A + B$	Add
0	0	1	B	$D = A + B + 1$	Add with carry
0	1	0	B'	$D = A + B'$	Subtract with borrow
0	1	1	B'	$D = A + B' + 1$	Subtract
1	0	0	0	$D = A$	Transfer A
1	0	1	0	$D = A + 1$	Increment A
1	1	0	1	$D = A - 1$	Decrement A
1	1	1	1	$D = A$	Transfer A

$$A + 1111 = A - 1$$

$$A - 1 + 1 = A$$

$$A + B' = A + B' + 1 - 1 = A - B - 1$$



■ 4-5 Logic Microoperation

◆ Logic microoperation

- Logic microoperations consider **each bit of the register separately** and treat them as binary variables

» **exam)** $P: R1 \leftarrow R1 \oplus R2$

1010	Content of R1
+ 1100	Content of R2
0110	Content of R1 after P=1

- Special Symbols

Arithmetic : 1's
Complement

» Special symbols will be adopted for the logic microoperations **OR**(\vee), **AND**(\wedge), and **complement**(**a bar on top**), to distinguish them from the corresponding symbols used to express Boolean functions

» **exam)** $P + Q: R1 \leftarrow R2 + R3, R4 \leftarrow R5 \vee R6$

Logic OR

Arithmetic ADD


◆ List of Logic Microoperation

- Truth Table for 16 functions for 2 variables : **Tab. 4-5**
- 16 Logic Microoperation : **Tab. 4-6**

◆ Hardware Implementation

- 16 microoperation \rightarrow Use only 4(AND, OR, XOR, Complement)
- One stage of logic circuit : **Fig. 4-10**

\therefore All other Operation
can be derived



◆ Some Applications

- Logic microoperations are very useful for *manipulating individual bits* or *a portion of a word* stored in a register
- Used to change bit values, delete a group of bits, or insert new bit values
- Selective-set $A \leftarrow A \vee B$
 - » The selective-set operation sets to 1 the bits in register A where there are corresponding 1's in register B. It does not effect bit positions that have 0's in B
- Selective-complement $A \leftarrow A \oplus B$
 - » The selective-complement operation complements bits in A where there are corresponding 1's in B. It does not effect bit positions that have 0's in B
- Selective-clear $A \leftarrow A \wedge \bar{B}$
 - » The selective-clear operation clears to 0 the bits in A only where there are corresponding 1's in B
- Selective-mask $A \leftarrow A \wedge B$
 - » The mask operation is similar to the selective-clear operation except that the bits of A are cleared only where there are corresponding 0's in B

1010 A before

1100 B(Logic Operand)

1110 A After

Selective-set

1010 A before

1100 B(Logic Operand)

0110 A After

Selective-complement

1010 A before

1100 B(Logic Operand)

0010 A After

Selective-clear

1010 A before

1100 B(Logic Operand)

0010 A After


Selective-mask

- Insert

- » The insert operation inserts a new value into a group of bits
- » This is done by first masking the bits and then ORing them with the required value

1) Mask

0110 1010 A before
0000 1111 B mask
 0000 1010 A after mask



2) OR

0000 1010 A before
1001 0000 B insert
 1001 1010 A after insert

Clear

0110 A
 0110 B
 0000 A after clear

- Clear $A \leftarrow A \oplus B$

- » The clear operation compares the words in A and B and produces an all 0's result if the two numbers are equal

■ 4-6 Shift Microoperations

◆ Shift Microoperations : *Tab. 4-7*

- Shift microoperations are used for serial transfer of data
- Three types of shift microoperation : **Logical**, **Circular**, and **Arithmetic**

◆ Logical Shift

- A **logical shift** transfers 0 through the serial input
- The bit transferred to the end position through the serial input is assumed to be 0 during a logical shift (**Zero inserted**)

$R1 \leftarrow shl\ R1$
 $R2 \leftarrow shr\ R2$



◆ Circular Shift(Rotate)


- The **circular shift** circulates the bits of the register around the two ends without loss of information

$R1 \leftarrow cil\ R1$
 $R2 \leftarrow cir\ R2$



◆ Arithmetic Shift

- An **arithmetic shift** shifts a **signed** binary number to the left or right
- An arithmetic **shift-left multiplies** a signed binary number by 2
- An arithmetic **shift-right divides** the number by 2
- Arithmetic shifts must leave the sign bit unchanged because the sign of the number remains the same
- Shift right : $R2 \leftarrow ashr\ R2$
- Shift left : $R2 \leftarrow ashl\ R2$



- Sign reversal occur : Overflow F/F $V_s=1$

$$V_s = R_{n-1} \oplus R_{n-2}$$

■ 4-7 Arithmetic Logic Shift Unit

- ◆ One stage of arithmetic logic shift unit : *Fig. 4-13*

