Computer organization and architecture exit exam model questions

1.	Among the given options choose correct one						
	I. Von Neumann Architecture shares common memory for instructions and data.						
	II. Harvard Architecture has separate memory for instruction and data						
	A. Only I is true	e	C.	Only II is true			
	B. I and II are t	rue	D.	I and II are false			
2.	Suppose we want	to compute the value y^6 , \sqrt{y} , $y^{1/3}$ using the	e va	alue of y. which of the following			
	among Flynn's C	among Flynn's CPU classification will be best suited for above calculation?					
	A. SISD Stream	n	C.	MISD Stream			
	B. SIMD Stream	m	D.	MIMD Stream			
3.	Vector and Array	Vector and Array belongs to which class of Flynn's classification.					
	A. SISD Stream	n	C.	MISD Stream			
	B. SIMD Stream	m	D.	MIMD Stream			
4.	Choose the correct	ct statement(s) below:					
	* *	ts Fixed Length Instruction Format					
	* *	ts Variable Length Instruction Format					
		ts Immediate Operand					
	A. S1	only register operand	\mathbf{C}	S3			
	B. S2			S4			
5	Assembly langua		υ.				
٠.		A. Uses alphabetic codes in place of binary numbers used in machine language					
	-	B. Is the easiest language to write programs					
		C. Need not be translated into machine language					
	D. None of these						
6.		In computers, subtraction is generally carried out by					
	A. 9's complem		C.	2's complement			
	B. 1's complem			10's complement			
7.	-	me required to read a block of data from a		-			
	time, rotational latency, and transfer time. Rotational latency refers to						
	A. The time it takes for the platter to make a full rotation						
	B. The time it takes for the read-write head to move into position over the appropriate track						
	C. The time it takes for the platter to rotate the correct sector under the head						
	D. None of the above						
8.	The circuite used to store one bit of data is known as						
	A. Register		C.	Flip Flop			
	B. Encoder		D.	Decoder			
9.	The average time	The average time required to reach a storage location in memory and obtain its content is called					
	A. Seek time		C.	Transfer time			
	B. Access time		D.	Turnaround time			
10	O. The idea of cache	memory is based					
	A. On the property of locality of reference						
	B. On the heuri	B. On the heuristic 90-10 rule					
	C. On the fact t	that references generally tend to cluster					
	D. All of the ab						

11. Which of the following is lowest in memory hier	rarchy?			
A. Cache memory	C. Register			
B. RAM	D. Secondary memory			
12. Which of the following best characterize a comp	outer that uses memory-mapped I/O?			
A. the computer provides special Instruction	for manipulating the I/O port			
B. I/O ports are placed at addresses on bus as	nd are accessed just like other memory location			
	nt to place the data in an address and call the channel			
to perform the operation				
	ped Instruction of the computer and are located hard-			
wired memory location	- diamond de de la carlo de Cardo de Ca			
13. Suppose, after analyzing a new cache design, yo	•			
misses, and this needs to be resolved. You know decrease the number of cache misses. What are t				
A. Slower cache access time	C. Increase block size			
B. Increase index bits	D. All of these			
14. Identify the false statements:	D. All of these			
S1: Separate I/O address space does not necessar	rily mean that I/O address lines are physically			
separated.	my mean that 1/O address fines are physically			
S2: Address decoder is an essential part of the I/	O interface			
A. Only S1	C. Both S1 and S2			
B. Only S2	D. Neither S1 nor S2			
15. In 2's compliment addition, the overflow	2 1 1010101 2 1 1102 2 2			
A. Is flagged whenever there is carry from si	gn bit addition			
B. Cannot occur when a +ve value is added t				
C. Is flagged when the carriers from sign bit				
D. None of the above	•			
16. The value of a float type variable is represented	using the single-precision 32-bit floating point			
format of IEEE-754 standard that uses 1 bit for	sign, 8 bits for biased exponent and 23 bits for			
mantissa. A float type variable X is assigned the decimal value of 14.25. The representation of X ir				
hexadecimal notation is				
А. С1640000Н	C. 41640000H			
В. 416С0000Н	D. C16C0000H			
17. DMA interface unit eliminates the need to use C	PU registers to transfers data from			
A. MAR to MBR	C. I/O units to memory			
B. MBR to MAR	D. Memory to I/O units			
18. Compared to RISC processors, CISC processors				
A. More registers and smaller instruction se				
B. Larger instruction set and fewer registers				
C. Fewer registers and smaller instruction so	et			
D. More transistor elements				
19. For the given Sequence of micro-operations. MBR ← PC				
$MAR \leftarrow X$				
$PC \leftarrow Y$				
Memory ← MBR				

ration performed by this Sequence?
C. Conditional branchD. Initiation of Interrupt
C. Conflict miss D. All of these as part of the I/O interface which connects bus and I/O Kbyte, and it is a 4-way set associated with a block size resses to the cache controller. Each cache tag directory o valid bits, one modified bit, and 1 replacement bit. ss is
C. 16 D. 27 Delined CPU is less than or equal to the time taken on a second time for a single instruction is equal to the execution buffer delay)
C. Both I and IID. Neither I nor II
4-bit multiplier is C. 1 K bits D. 2 K bits ors on at compile time ters and local variables f 16 bytes and a total cache size of 8 K bytes. The 256 Which one of the following main memory blocks are C. (CFED00B)16 D. (FECD10C)16 erformed by RAM?

A. Read onlyB. Read and writeC. Write only

D. Depends on the system

Compiled By Netsrework B.

28. Match the computer storage type in the left column with their example in the right column:

1. Flash Drive	i. CD
2. Cloud Storage	ii. Dropbox
3. Optical Storage	iii. SSD
4. Hard Drive	iv. SD card

A.
$$1 - iii$$
, $2 - i$, $3 - ii$, $4 - iv$

B.
$$1 - iv$$
, $2 - ii$, $3 - i$, $4 - iii$

C.
$$1 - iii$$
, $2 - i$, $3 - iv$, $4 - ii$

D.
$$1 - iv$$
, $2 - iii$, $3 - i$, $4 - ii$

29. Cor	nputer archi	tecture CISC	is used	mostly i	in which	computers?
---------	--------------	--------------	---------	----------	----------	------------

A. Supercomputers

C. Analog computers

B. Automation computers

D. Mainframe computers

30. EBCDIC coding scheme uses ____ bits to code different characters.

A. 4

C. 16

B. 8

D. 32

31. Which of the following is used in main memory

A. DDR

C. SRAM

B. DRAM

D. PRAM

32. The first instructor of bootstrap loader program of an operating system is stored in

A. RAM

C. BIOS

B. Hard Disk

D. None

33. Which of the following is fastest memory?

A. Secondary Memory

C. Auxiliary Memory

B. Cache Memory

D. None of the above

34. What is computer architecture?

A. set of categories and methods that specify the functioning, organisation, and implementation of computer systems

B. set of principles and methods that specify the functioning, organisation, and implementation of computer systems

C. set of functions and methods that specify the functioning, organisation, and implementation of computer systems

D. None of the mentioned

35. What is computer organization?

A. structure and behaviour of a computer system as observed by the user

B. structure of a computer system as observed by the developer

C. structure and behaviour of a computer system as observed by the developer

D. All of the mentioned

36. To reduce the memory access time we generally make use of _____

A. SDRAM's

C. Cache's

B. Heaps

D. Higher capacity RAM's

37. Which of the following is world's first general-purpose Intel microprocessor

A. 8086

B. 8080

	C. 4004	D. 80	008		
38. A processor performing fetch or decoding of different instruction during the execution instruction is called			on during the execution of another		
	A. Pipe-lining	C. Pa	arallel Computation		
	B. Super-scaling	D. N	one of these		
39.	CPU does not perform the operation				
	A. data transfer	C. ar	rithmetic operation		
	B. logic operation	D. al	l of the above		
40.	The load instruction is mostly used to to hold temporarily	opera	ands and results of ALU operations.		
	A. Accumulator	_	rogram counter		
	B. Instruction Register		Iemory address Register		
41.	hich of the following registers is used to keep track of address of the memory location where the xt instruction is located?				
	A. Memory Address Register	C. In	struction Register		
	B. Memory Data Register	D. P	rogram counter		
42.	The interconnection structure must support the following	types	of transfers except		
	A. Memory to processor	C. I/O to processor			
	B. I/O to memory	D. N	one		
43.	(2FAOC) 16 is equivalent to				
	A. $(195\ 084)_{10}$		Both (A) and (B)		
	B. (00101111101000001100) ₂		None of these		
44.	The average time required to reach a storage location in n				
	A. seek time		access time		
	B. turnaround time	D. 1	transfer time		
45.	The idea of cache memory is based				
	A. on the property of locality of reference				
	B. on the heuristic 90-10 rule				
	C. on the fact that references generally tend to cluster				
16	D. all of the above				
40.	Cache memory acts between A. CPU and RAM	C. (CPU and Hard Disk		
	B. RAM and ROM		None of these		
47	Which one of the following is not visible to user	D . 1	voic of these		
.,.	A. General Purpose registers	C. In	struction registers		
	B. Data register		ddress register		
48.	A Stack-organised Computer uses instruction of				
	A. Indirect addressing	C. 2	Zero addressing		
	B. Two-addressing		Index addressing		
49.	In computers, subtraction is carried out generally by		<u> </u>		
	A. 1's complement method	C.	signed magnitude method		
	B. 2's complement method	D.	BCD subtraction method		
50.	A group of bits that tell the computer to perform a specifi	c ope	ration is known as		
	A. Instruction code	C. <i>A</i>	Accumulator		
	B. Micro-operation	D. F	Register		

51. (-27) can be represented in a signed magnitude format and in a 1's complement format as

	A. 111011 & 100100	C. 011011 & 100100					
	B. 100100 & 111011	D. 100100 & 011011					
52.	When CPU is executing a Program that is part of the Operating System, it is said to be in						
	A. Interrupt mode	C. Half mode					
	B. System mode	D. Simplex mode					
53.	. The multiplicand register & multiplier register of a har	The multiplicand register & multiplier register of a hardware circuit implementing booth's algorithm					
	have (11101) & (1100). The result shall be						
	A. $(812)_{10}$ B. $(-12)_{10}$	C. $(12)_{10}$ D. $(-812)_{10}$					
54.	. Cache memory-						
	A. has greater capacity than RAM	C. is permanent storage					
	B. is f aster to access than CPU Registers	D. faster to access than RAM					
55.	. Which memory unit has lowest access time?						
	A. Cache	C. Magnetic Disk					
	B. Registers	D. Main Memory					
56.	Which of the following memory unit communicates directly with the CPU?						
	A. Auxiliary memory	C. Secondary memory					
	B. Main memory	D. None of the above					
57.	. What is the content of stack pointer (SP)?						
	A. Address of the top element in the stack	C. Address of next instruction					
	B. Address of current instruction	D. None of the above					
58.	. What does a computer bus line consists of?	What does a computer bus line consists of?					
	A. Set of parallel lines	C. Registers					
	B. Accumulators	D. None of the above					
59.	In which of the following term the performance of cache memory is measured?						
	A. Chat ratio	C. Copy ratio					
	B. Hit ratio	D. Data ratio					
60.	. In which of the following addressing mode the instruct						
	A. Implicit	C. Direct					
	B. Immediate	D. Register					
61.	The most important fundamental instruction design issues include the following except						
	A. Instruction formats						
	B. Registers						
	C. Addressing mode						
	D. None of the above						

A. Virtual memory		Cache memory		
B. Auxiliary memory	D.	Main memory		
63. Which of the architecture is power efficient?				
A. RISC		C. IANA		
B. ISA		D. CISC		
64. Both the CISC and RISC architectures have been	en dev	reloped to reduce the		
A. Time delay		C. Cost		
B. Semantic gap		D. All of the mentioned		
65. The difference in the address and data connecti	on bet	ween DRAM's and SDRAM's is		
A. The requirement of more address lines i	n SDI	DAM's		
B. The usage of a buffer in SDRAM's	ון טטו	XAIVI S		
C. The usage of more number of pins in SI	OR A N	√ ,°¢		
D. None of the mentioned	<i>71</i> (711)	1.5		
66. During a write operation if the required block is	s not r	present in the cache then		
occurs.	o not p	resent in the cache then		
A. Write miss		C. Write hit		
B. Write latency		D. Write delay		
67. The number successful accesses to memory sta	ted as	•		
A. Access rate		Hit rate		
B. Success rate		Miss rate		
68. The two phases of executing an instruction are	e			
A. Instruction decoding and storage				
B. Instruction fetch and instruction execution				
C. Instruction execution and storage				
D. Instruction fetch and Instruction processing				
69 is used to choose between incrementing	g the F	PC or performing ALU		
operations.				
A. Conditional codes				
B. Multiplexer				
C. Control unit				
D. None of the mentione				
70. The pipelining process is also called as				
A. Superscalar operation				
B. Assembly line operation				
C. Von Neumann cycle				
D. None of the mentioned				

62. Write through technique is used in which memory for updating the data