

Traineeships in Advanced Computing for High Energy Physics (TAC-HEP)


GPU programming module

Week 5: CUDA advanced topics

Lecture 9 - October 10th 2024

What we learnt last week

- We discussed about data locality, data caching and were introduced to the coalesced memory data access pattern
- We learnt about the importance of shared memory and went over atomic operations
- We heard about the concept of the CUDA stream



Today

Today we will hear about:

- Paged & pinned memory
- Non-default CUDA streams
- CUDA events



Default CUDA stream

We remember from last week - A stream is ...

- ... a sequence of commands that execute in order
 - Executed on the device in the order in which they are issued by the host code
 - Any instruction that runs in a stream must complete before the next can be issued
- Can execute various types of commands.
 - Kernel invocations
 - Memory transmissions
 - Memory (de)allocations
 - Memsets
 - Synchronizations

Copy data to the GPU

Run kernels on device

Copy result to host

- CUDA has what we call a default stream
 - By default all CUDA kernels run in this default stream
- The default stream is blocking:
 - Other commands are not executed in parallel on the device

Copy data to the GPU	<< <kernel 1="">>></kernel>	<< <kernel 2="">>></kernel>	Copy result to host
----------------------	-----------------------------------	-----------------------------------	---------------------

- In CUDA, we can also run multiple kernels on different streams concurrently
 - Non-default CUDA streams!


Copy data to the GPU	<< <kernel 1="">>></kernel>	< <kernel 2="">>></kernel>	Copy result to host
			time
Copy data to the GPU	<< <kernel 1="">>></kernel>	Copy result to host	Stream 1
	<< <kernel 2="">>></kernel>	Copy result to host	Stream 2

- In CUDA, we can also run multiple kernels on different streams concurrently
 - Non-default CUDA streams!

Copy data to the GPU	<< <kernel 1="">>></kernel>	<< <kernel 2="">>></kernel>	Copy result to host
			time
Copy data to the GPU	<< <kernel 1="">>></kernel>	Copy result to host	Stream 1
	<< <kernel 2="">>></kernel>	Copy result to host	Stream 2

Can further parallelize kernel launches and data transfers

- In CUDA, we can also run multiple kernels on different streams concurrently
 - Non-default CUDA streams!



- Memory paging technique allows the operating system to retrieve data from secondary storage in fixed-size blocks → pages
 - Allows system to use physical memory more efficiently
 - ~4KBs per page
 - \circ Introduces mapping \to OS maintains a page map of page numbers to physical RAM memory

- Memory paging technique allows the operating system to retrieve data from secondary storage in fixed-size blocks → pages
 - Allows system to use physical memory more efficiently
 - ~4KBs per page
 - \circ Introduces mapping \to OS maintains a page map of page numbers to physical RAM memory

Pageable memory :


 Regular memory that can be moved to and from disk (paged) by the OS e.g. retrieve data from secondary hard drive (e.g. SSD) and load it into the CPU RAM

- Memory paging technique allows the operating system to retrieve data from secondary storage in fixed-size blocks → pages
 - Allows system to use physical memory more efficiently
 - ~4KBs per page
 - \circ Introduces mapping \to OS maintains a page map of page numbers to physical RAM memory
- Pros: Programs can use "more" memory than physically available since only needed pages are loaded


- Memory paging technique allows the operating system to retrieve data from secondary storage in fixed-size blocks → pages
 - Allows system to use physical memory more efficiently
 - ~4KBs per page
 - \circ Introduces mapping \to OS maintains a page map of page numbers to physical RAM memory
- Pros: Programs can use "more" memory than physically available since only needed pages are loaded
- Cons: Can lead to large overhead due to page faults, memory swapping etc.

- Pinned memory is allocated in a way that cannot be swapped out by the operating system.
- Remains in physical memory for the duration of its use

Pageable Data Transfer




Pinned Data Transfer




- Pinned memory is allocated in a way that cannot be swapped out by the operating system.
- Remains in physical memory for the duration of its use
- Allows faster host to/from device copies via **D**irect
 Memory **A**ccess (DMA)


Pageable Data Transfer



Pinned Data Transfer



- Pinned memory is allocated in a way that cannot be swapped out by the operating system.
- Remains in physical memory for the duration of its use
- Allows faster host to/from device copies via Direct
 Memory Access (DMA)



The CPU will instruct the DMA controller to start a transfer

- Pinned memory is allocated in a way that cannot be swapped out by the operating system.
- Remains in physical memory for the duration of its use
- Allows faster host to/from device copies via **D**irect **M**emory **A**ccess (DMA)

Pageable Data Transfer Device Device DRAM Host Pageable Memory Pinned Memory Pinned Memory Pinned Memory

- The CPU will instruct the DMA controller to start a transfer
- The DMS knows the memory addresses of the source and destination

- Pinned memory is allocated in a way that cannot be swapped out by the operating system.
- Remains in physical memory for the duration of its use
- Allows faster host to/from device copies via Direct
 Memory Access (DMA)
- Enables asynchronous memory copies to/from host and device

Pageable Data Transfer Device Device DRAM Host Pageable Memory Pinned Data Transfer Device DRAM Pinned Memory

- The CPU will instruct the DMA controller to start a transfer
- The DMS knows the memory addresses of the source and destination

- Pinned memory is allocated in a way that cannot be swapped out by the operating system.
- Remains in physical memory for the duration of its use
- Allows faster host to/from device copies via Direct
 Memory Access (DMA)
- Enables asynchronous memory copies to/from host and device


Pageable Data Transfer

Pinned Data Transfer

DRAM

Pinned

Memory



- The CPU will instruct the DMA controller to start a transfer
- The DMS knows the memory addresses of the source and destination
- Non blocking
- CPU can perform other tasks while the data transfer occurs.

 CUDA specific API functions for allocating mined memory on the host side

```
global void myKernel(...) {
int main() {
  const size t size = N * N * sizeof(float);
  float *h A, *h B, *h C;
   cudaMallocHost((void**)&h A, size);
   float *d A, *d B, *d C;
  cudaMalloc((void**)&d A, size);
  cudaMemcpy(d A, h A, size, cudaMemcpyHostToDevice);
  cudaMemcpy(d B, h B, size, cudaMemcpyHostToDevice);
  myKernel<<<numBlocks, threadsPerBlock>>>();
  cudaMemcpy(h C, d C, size, cudaMemcpyDeviceToHost);
  cudaFree (d A);
  cudaFreeHost(h A);
return 0;
```

- CUDA specific API functions for allocating mined memory on the host side
- Allocate memory for device memory buffers as usual

```
global void myKernel(...) {
int main() {
  const size t size = N * N * sizeof(float);
  float *h A, *h B, *h C;
  cudaMallocHost((void**)&h A, size);
  float *d A, *d B, *d C;
  cudaMalloc((void**)&d A, size);
  cudaMemcpy(d A, h A, size, cudaMemcpyHostToDevice);
  cudaMemcpy(d B, h B, size, cudaMemcpyHostToDevice);
  myKernel<<<numBlocks, threadsPerBlock>>>();
  cudaMemcpy(h C, d C, size, cudaMemcpyDeviceToHost);
  cudaFree (d A);
  cudaFreeHost(h A);
  return 0;
```

- CUDA specific API functions for allocating mined memory on the host side
- Allocate memory for device memory buffers as usual
- Perform copy operations and kernel launches as usual

```
global void myKernel(...) {
int main() {
  const size t size = N * N * sizeof(float);
  float *h A, *h B, *h C;
  cudaMallocHost((void**)&h A, size);
  float *d A, *d B, *d C;
  cudaMalloc((void**)&d A, size);
  cudaMemcpy(d A, h A, size, cudaMemcpyHostToDevice);
  cudaMemcpy(d B, h B, size, cudaMemcpyHostToDevice);
  myKernel<<<numBlocks, threadsPerBlock>>>();
  cudaMemcpy(h C, d C, size, cudaMemcpyDeviceToHost);
  cudaFree (d A);
  cudaFreeHost(h A);
  return 0;
```

- CUDA specific API functions for allocating mined memory on the host side
- Allocate memory for device memory buffers as usual
- Perform copy operations and kernel launches as usual
- Don't forget to deallocate the pinned memory once done

```
global void myKernel(...) {
int main() {
  const size t size = N * N * sizeof(float);
  float *h A, *h B, *h C;
  cudaMallocHost((void**)&h A, size);
   float *d A, *d B, *d C;
  cudaMalloc((void**)&d A, size);
  cudaMemcpy(d A, h A, size, cudaMemcpyHostToDevice);
  cudaMemcpy(d B, h B, size, cudaMemcpyHostToDevice);
  myKernel<<<numBlocks, threadsPerBlock>>>();
  cudaMemcpy(h C, d C, size, cudaMemcpyDeviceToHost);
  cudaFree (d A);
  cudaFreeHost(h A);
  return 0;
```

- CUDA specific API functions for allocating mined memory on the host side
- Allocate memory for device memory buffers as usual
- Perform copy operations and kernel launches as usual
- Don't forget to deallocate the pinned memory once done

The cudaMemcpyAsync API function can be also used when using multiple streams for asynchronous data transfers


```
global void myKernel(...) {
int main() {
  const size t size = N * N * sizeof(float);
  float *h A, *h B, *h C;
  cudaMallocHost((void**)&h A, size);
  float *d A, *d B, *d C;
  cudaMalloc((void**)&d A, size);
  cudaMemcpy(d A, h A, size, cudaMemcpyHostToDevice);
  cudaMemcpy(d B, h B, size, cudaMemcpyHostToDevice);
  myKernel<<<numBlocks, threadsPerBlock>>>();
  cudaMemcpy(h C, d C, size, cudaMemcpyDeviceToHost);
  cudaFree (d A);
  cudaFreeHost(h A);
  return 0;
```

Non-default CUDA streams

Non default CUDA streams


 We can run multiple kernels/memory copies/synchronization operations on different streams concurrently

Copy data to the GPU	<< <kernel 1="">>></kernel>	Copy result to host	Stream 1
	<< <kernel 2="">>></kernel>	Copy result to host	Stream 2




If we wanted to code-up the above sequence of operations :


1. Create 2 streams




- 1. Create 2 streams
- 2. Copy data to device asynchronously for each stream




- 1. Create 2 streams
- 2. Copy data to device asynchronously for each stream
- 3. Launch separate kernels in each stream




- 1. Create 2 streams
- 2. Copy data to device asynchronously for each stream
- 3. Launch separate kernels in each stream
- 4. Synchronize streams to make sure results are available on device




- 1. Create 2 streams
- 2. Copy data to device asynchronously for each stream
- 3. Launch separate kernels in each stream
- 4. Synchronize streams to make sure results are available on device
- 5. Launch kernel on the default stream



- 1. Create 2 streams
- 2. Copy data to device asynchronously for each stream
- 3. Launch separate kernels in each stream
- 4. Synchronize streams to make sure results are available on device
- 5. Launch kernel on the default stream
- 6. Synchronize to make sure results are accessible on device



- 1. Create 2 streams
- 2. Copy data to device asynchronously for each stream
- 3. Launch separate kernels in each stream
- 4. Synchronize streams to make sure results are available on device
- 5. Launch kernel on the default stream
- 6. Synchronize to make sure results are accessible on device
- 7. Repeat!



- 1. Create 2 streams
- 2. Copy data to device asynchronously for each stream
- 3. Launch separate kernels in each stream
- 4. Synchronize streams to make sure results are available on device
- 5. Launch kernel on the default stream
- 6. Synchronize to make sure results are accessible on device
- 7. Repeat!
- 8. Finally copy results back to host

Using non-default streams

Create a non-default stream with cudaStreamCreate

```
__global__ void myKernel(int* d_data) {
 int idx = threadIdx.x + blockIdx.x * blockDim.x;
d data[idx] += 1; // Increment each element by 1
int main() {
const int N = 1000;
int *h data1, *h data2, *d data1, *d data2;
h data1 = new int[N];
h data2 = new int[N];
  cudaMalloc(&d data1, N * sizeof(int));
  cudaMalloc(&d data2, N * sizeof(int));
   cudaStream t stream1, stream2;
   cudaStreamCreate (&stream1)
   cudaStreamCreate(&stream2)
  cudaMemcpyAsync(h data1, d data1, N * sizeof(int), cudaMemcpyDeviceToHost, stream1);
 cudaMemcpyAsync(h_data2, d_data2, N * sizeof(int), cudaMemcpyDeviceToHost, stream2);
dummyKernel<<<..., stream1>>> (d data1);
dummyKernel<<<..., stream2>>>(d_data2);
  cudaMemcpyAsync(d data1, h data1, N * sizeof(int), cudaMemcpyHostToDevice, stream1);
  cudaMemopyAsync(d data2, h data2, N * sizeof(int), cudaMemopyHostToDevice, stream2);
  cudaStreamSynchronize(stream1);
  cudaStreamSynchronize(stream2)
 cudaFree (d data1);
  cudaFree (d data2);
delete[] h data1;
delete[] h data2;
  cudaStreamDestrov(stream1);
 cudaStreamDestroy(stream2);
```

- Create a non-default stream with cudaStreamCreate
- Perform an asynchronous memory copy with cudaMemcpyAsync

```
__global__ void myKernel(int* d_data) {
  int idx = threadIdx.x + blockIdx.x * blockDim.x;
d data[idx] += 1; // Increment each element by 1
int main() {
const int N = 1000;
int *h data1, *h data2, *d data1, *d data2;
h data1 = new int[N];
h data2 = new int[N];
   cudaMalloc(&d data1, N * sizeof(int));
  cudaMalloc(&d data2, N * sizeof(int));
  cudaStream t stream1, stream2;
   cudaStreamCreate (&stream1)
   cudaStreamCreate (&stream2)
   cudaMemcpyAsync(h data1, d data1, N * sizeof(int), cudaMemcpyDeviceToHost, stream1);
   cudaMemcpyAsync(h_data2, d_data2, N * sizeof(int), cudaMemcpyDeviceToHost, stream2);
  dummyKernel<<<...,stream1>>>(d data1);
 dummyKernel<<<..., stream2>>>(d_data2);
  cudaMemcpyAsync(d data1, h data1, N * sizeof(int), cudaMemcpyHostToDevice, stream1);
  cudaMemcpyAsync(d data2, h data2, N * sizeof(int), cudaMemcpyHostToDevice, stream2);
  cudaStreamSynchronize(stream1);
  cudaStreamSynchronize(stream2)
  cudaFree (d data1);
  cudaFree (d data2);
delete[] h data1;
delete[] h data2;
  cudaStreamDestrov(stream1);
  cudaStreamDestroy(stream2);
```

- Create a non-default stream with cudaStreamCreate
- Perform an asynchronous memory copy with cudaMemcpyAsync

```
__global__ void myKernel(int* d_data) {
  int idx = threadIdx.x + blockIdx.x * blockDim.x;
 d data[idx] += 1; // Increment each element by 1
int main() {
 const int N = 1000;
 int *h data1, *h data2, *d data1, *d data2;
                                                        Note that even though you can
  h data1 = new int[N];
                                                        technically allocate non-pinned
h data2 = new int[N];
                                                        memory to ensure that transfers
                                                        are fully asynchronous, pinned
  cudaMalloc(&d data1, N * sizeof(int));
                                                        memory should be used
  cudaMalloc(&d data2, N * sizeof(int));
  cudaStream t stream1, stream2;
  cudaStreamCreate (&stream1)
  cudaStreamCreate (&stream2)
  cudaMemcpyAsync(h data1, d data1, N * sizeof(int), cudaMemcpyDeviceToHost, stream1);
  cudaMemopyAsync(h_data2, d_data2, N * sizeof(int), cudaMemopyDeviceToHost, stream2);
  dummyKernel<<<...,stream1>>>(d data1);
 dummyKernel<<<..., stream2>>>(d_data2);
  cudaMemcpyAsync(d data1, h data1, N * sizeof(int), cudaMemcpyHostToDevice, stream1);
  cudaMemcpyAsync(d data2, h data2, N * sizeof(int), cudaMemcpyHostToDevice, stream2);
  cudaStreamSynchronize(stream1);
  cudaStreamSynchronize(stream2)
  cudaFree (d data1);
  cudaFree (d data2);
 delete[] h data1;
delete[] h data2;
  cudaStreamDestrov(stream1);
  cudaStreamDestroy(stream2);
```

- Create a non-default stream with cudaStreamCreate
- Perform an asynchronous memory copy with cudaMemcpyAsync
- Launch kernels separately on each stream

```
__global__ void myKernel(int* d_data) {
  int idx = threadIdx.x + blockIdx.x * blockDim.x;
 d data[idx] += 1; // Increment each element by 1
int main() {
const int N = 1000;
int *h data1, *h data2, *d data1, *d data2;
h data1 = new int[N];
h data2 = new int[N];
   cudaMalloc(&d data1, N * sizeof(int));
  cudaMalloc(&d data2, N * sizeof(int));
  cudaStream t stream1, stream2;
   cudaStreamCreate (&stream1)
   cudaStreamCreate(&stream2)
   cudaMemcpyAsync(h data1, d data1, N * sizeof(int), cudaMemcpyDeviceToHost, stream1);
   cudaMemopyAsync(h_data2, d_data2, N * sizeof(int), cudaMemopyDeviceToHost, stream2);
   dummyKernel<<<..., stream1>>> (d data1);
   dummyKernel<<<..., stream2>>>(d_data2);
   cudaMemcpyAsync(d data1, h data1, N * sizeof(int), cudaMemcpyHostToDevice, stream1);
   cudaMemcpyAsync(d data2, h data2, N * sizeof(int), cudaMemcpyHostToDevice, stream2);
  cudaStreamSynchronize(stream1);
   cudaStreamSynchronize(stream2)
  cudaFree (d data1);
  cudaFree (d data2);
delete[] h data1;
delete[] h data2;
  cudaStreamDestrov(stream1);
  cudaStreamDestroy(stream2);
```

- Create a non-default stream with cudaStreamCreate
- Perform an asynchronous memory copy with cudaMemcpyAsync
- Launch kernels separately on each stream
- Synchronize streams. This will ensure that all operations have been completed

```
__global__ void myKernel(int* d_data) {
  int idx = threadIdx.x + blockIdx.x * blockDim.x;
 d data[idx] += 1; // Increment each element by 1
int main() {
 const int N = 1000;
int *h data1, *h data2, *d data1, *d data2;
h data1 = new int[N];
h data2 = new int[N];
   cudaMalloc(&d data1, N * sizeof(int));
  cudaMalloc(&d data2, N * sizeof(int));
  cudaStream t stream1, stream2;
   cudaStreamCreate (&stream1)
   cudaStreamCreate (&stream2)
   cudaMemcpyAsync(h data1, d data1, N * sizeof(int), cudaMemcpyDeviceToHost, stream1);
  cudaMemcpyAsync(h_data2, d_data2, N * sizeof(int), cudaMemcpyDeviceToHost, stream2);
 dummyKernel<<<..., stream1>>> (d data1);
 dummyKernel<<<..., stream2>>>(d_data2);
  cudaMemopyAsync(d data1, h data1, N * sizeof(int), cudaMemopyHostToDevice, stream1);
  cudaMemopyAsync(d data2, h data2, N * sizeof(int), cudaMemopyHostToDevice, stream2);
   cudaStreamSynchronize(stream1);
   cudaStreamSvnchronize(stream2)
  cudaFree (d data1);
   cudaFree (d data2);
  delete[] h data1;
delete[] h data2;
   cudaStreamDestrov(stream1);
  cudaStreamDestroy(stream2);
```

- Create a non-default stream with cudaStreamCreate
- Perform an asynchronous memory copy with cudaMemcpyAsync
- Launch kernels separately on each stream
- Synchronize streams. This will ensure that all operations have been completed
- Don't forget to destroy the streams

```
int idx = threadIdx.x + blockIdx.x * blockDim.x;
 d data[idx] += 1; // Increment each element by 1
int main() {
const int N = 1000;
int *h data1, *h data2, *d data1, *d data2;
h data1 = new int[N];
h data2 = new int[N];
  cudaMalloc(&d data1, N * sizeof(int));
  cudaMalloc(&d data2, N * sizeof(int));
  cudaStream t stream1, stream2;
  cudaStreamCreate (&stream1)
  cudaStreamCreate (&stream2)
  cudaMemcpyAsync(h data1, d data1, N * sizeof(int), cudaMemcpyDeviceToHost, stream1);
 cudaMemcpyAsync(h_data2, d_data2, N * sizeof(int), cudaMemcpyDeviceToHost, stream2);
 dummyKernel<<<..., stream1>>> (d data1);
 dummyKernel<<<..., stream2>>>(d_data2);
  cudaMemcpyAsync(d data1, h data1, N * sizeof(int), cudaMemcpyHostToDevice, stream1);
  cudaMemcpyAsync(d data2, h data2, N * sizeof(int), cudaMemcpyHostToDevice, stream2);
  cudaStreamSynchronize(stream1);
  cudaStreamSynchronize(stream2)
  cudaFree (d data1);
  cudaFree (d data2);
 delete[] h data1;
delete[] h data2;
  cudaStreamDestrov(stream1);
   cudaStreamDestroy(stream2);
 return 0;
```

__global__ void myKernel(int* d_data)

- Create a non-default stream with cudaStreamCreate
- Perform an asynchronous memory copy with cudaMemcpyAsync
- Launch kernels separately on each stream
- Synchronize streams. This will ensure that all operations have been completed
- Don't forget to destroy the streams

Lets try an example out!

You can copy <u>this</u> code into a .cu file and try to run it.

Remember: To compile first <u>set up</u> your environment and then: nvcc myscript.cu -o myscript ./myscript

```
__global__ void myKernel(int* d_data)
  int idx = threadIdx.x + blockIdx.x * blockDim.x;
 d data[idx] += 1; // Increment each element by 1
int main() {
 const int N = 1000;
int *h data1, *h data2, *d data1, *d data2;
h data1 = new int[N];
h data2 = new int[N];
  cudaMalloc(&d data1, N * sizeof(int));
  cudaMalloc(&d data2, N * sizeof(int));
  cudaStream t stream1, stream2;
  cudaStreamCreate (&stream1)
  cudaStreamCreate (&stream2)
  cudaMemcpyAsync(h data1, d data1, N * sizeof(int), cudaMemcpyDeviceToHost, stream1);
  cudaMemcpyAsync(h data2, d_data2, N * sizeof(int), cudaMemcpyDeviceToHost, stream2);
 dummyKernel<<<..., stream1>>> (d data1);
 dummyKernel<<<..., stream2>>>(d_data2);
  cudaMemcpyAsync(d data1, h data1, N * sizeof(int), cudaMemcpyHostToDevice, stream1);
  cudaMemopyAsync(d data2, h data2, N * sizeof(int), cudaMemopyHostToDevice, stream2);
  cudaStreamSynchronize(stream1);
  cudaStreamSynchronize(stream2)
  cudaFree (d data1);
  cudaFree (d data2);
  delete[] h data1;
 delete[] h data2;
   cudaStreamDestrov(stream1);
   cudaStreamDestroy(stream2);
 return 0;
```

- Markers used for synchronization and signaling
 - Used for timing and complex synchronization between streams
 - Also used for timing and synchronization between streams and the host

• Start by creating a CUDA event

```
cudaEvent_t start, end;
cudaEventCreate(&start);
cudaEventCreate(&end);
cudaEventRecord(start); // "record" issued
into default stream
Kernel<<<br/>b, t >>>( ... );
cudaEventRecord(stop);
cudaEventSynchronize(stop); // wait for
stream activity to reach stop event
cudaEventElapsedTime(&float_time, start,
stop);
```

- Start by creating a CUDA event
- CUDA Events are "recorded" when they are issued

```
cudaEvent_t start, end;
cudaEventCreate(&start);
cudaEventCreate(&end);
cudaEventRecord(start); // "record" issued
into default stream
Kernel<<<b, t >>> ( ... );
cudaEventRecord(stop);
cudaEventSynchronize(stop); // wait for
stream activity to reach stop event
cudaEventElapsedTime(&float_time, start,
stop);
```

- Start by creating a CUDA event
- CUDA Events are "recorded" when they are issued
- CUDA Events are "completed" when the stream has reached the point where it was recorded

```
cudaEvent_t start, end;
cudaEventCreate(&start);
cudaEventCreate(&end);
cudaEventRecord(start); // "record" issued
into default stream
Kernel<<<b, t >>>( ... );
cudaEventRecord(stop);
cudaEventSynchronize(stop); // wait for
stream activity to reach stop event
cudaEventElapsedTime(&float_time, start,
stop);
```

- Start by creating a CUDA event
- CUDA Events are "recorded" when they are issued
- CUDA Events are "completed" when the stream has reached the point where it was recorded
- CUDA function that block the host until a specific event on the GPU has completed.

```
cudaEvent_t start, end;
cudaEventCreate(&start);
cudaEventCreate(&end);
cudaEventRecord(start); // "record" issued
into default stream
Kernel<<<br/>b, t >>>( ... );
cudaEventRecord(stop);
cudaEventSynchronize(stop); // wait for
stream activity to reach stop event
cudaEventElapsedTime(&float_time, start,
stop);
```

- Start by creating a CUDA event
- CUDA Events are "recorded" when they are issued
- CUDA Events are "completed" when the stream has reached the point where it was recorded
- CUDA function that block the host until a specific event on the GPU has completed.
- Is used to calculate the elapsed time in ms between two CUDA events

```
cudaEventCreate(&start);
cudaEventCreate(&end);
cudaEventRecord(start); // "record" issued
into default stream
Kernel<<<b, t >>>( ... );
cudaEventRecord(stop);
cudaEventSynchronize(stop); // wait for
stream activity to reach stop event
cudaEventElapsedTime(&float_time, start,
stop);
```

- Start by creating a CUDA event
- CUDA Events are "recorded" when they are issued
- CUDA Events are "completed" when the stream has reached the point where it was recorded
- CUDA function that block the host until a specific event on the GPU has completed.
- Is used to calculate the elapsed time in ms between two CUDA events
- For controlling the execution order of operations across multiple streams →cudaStreamWaitEvent()
 - Makes a stream wait for an event to happen

```
cudaEvent_t start, end;
cudaEventCreate(&start);
cudaEventCreate(&end);
cudaEventRecord(start); // "record" issued
into default stream
Kernel<<<b, t >>>( ... );
cudaEventRecord(stop);
cudaEventSynchronize(stop); // wait for
stream activity to reach stop event
cudaEventElapsedTime(&float_time, start,
stop);
```

Wrapping-up

Overview of today's lecture

- Heard about the differences of pinned and paged memory
- Learnt about the default and non-default CUDA streams
- Learned what CUDA events are
- Optional hands-on material:
 - You can try out the following hands-on exercises to get more familiar with CUDA streams:
 - https://github.com/matt-stack/TAC-HEP-Training-Feb2023.git
 - Note that these make use of nvidia profiling tools which we will learn about in the next weeks

Next week

- We will hear a lot about CUDA managed memory
- We will hear about C++ standards for parallelization



Back-up

Resources

- 1. NVIDIA Deep Learning Institute material <u>link</u>
- 2. 10th Thematic CERN School of Computing material <u>link</u>
- 3. Nvidia turing architecture white paper <u>link</u>
- 4. CUDA programming guide <u>link</u>
- 5. CUDA runtime API documentation <u>link</u>
- 6. CUDA profiler user's guide <u>link</u>
- 7. CUDA/C++ best practices guide <u>link</u>
- 8. NVidia DLI teaching kit <u>link</u>
- 9. https://tac-hep.org/assets/pdf/uw-gpu-fpga/CUDA STREAMS 2023.pdf