CNE4170

LOR W PACKAGE

- Typical Maximum Clock Frequency . . . 39 MHz
- Three Operating Modes:

Synchronous Parallel Load Right Shift Hold (Do Nothing)

- Negative-Edge-Triggered Clocking
- D-C Coupling Symplifies System Designs

description

These shift registers utilize fully d-c coupled storage elements and feature synchronous parallel inputs and parallel outputs. The SN54179/SN74179 has a direct clear line and complementary output from the D flip-flop, thereby differing from the SN54178/SN74178.


Parallel loading is accomplished by taking the shift input low, applying the four bits of data, and taking the load input high. The data is loaded into the associated flip-flop synchronously and appears at the outputs after a high-to-low transition of the clock. During loading, serial data flow is inhibited.

Shift right is also accomplished on the falling edge of the clock pulse when the shift input is high regardless of the level of the load input. Serial data for this mode is entered at the serial data input.

When both the shift and load inputs are low, clocking of the register can continue; however, data appearing at each output is fed back to the flip-flop input creating a mode in which the data is held unchanged. Thus, the system clock may be left free-running without changing the contents of the register.

3143417	•	3 On 11		CKAG
SN7417	8	J OR N I	PA	CKAGE
	(TO	P VIEW)		
			_	
В	Цı	U 14]	VCC
Α	□2	13	3	С
SER	Дз	12	3	D
\mathbf{Q}_{A}	₫₄	11	ב	SHIFT
CLK	₫s	10	3	a_{D}
QΒ	□6	9	3	LOAD
GND	ď۶	8	3	α_{C}

SN54179 ... J OR W PACKAGE SN74179 ... J OR N PACKAGE (TOP VIEW)



'178, '179[†] FUNCTION TABLE

INPUTS								0	UTPU	rs			
01 5 4 5 1	CLUET		01.001	SERIAL	P	ARA	LLE	L		_			-
CLEAR.	SHIFT	LUAD	CLOCK	SERIAL	Α	В	С	D	Q _A	ΩВ	αc	αD	ΦDt
L	Х	х	×	х	×	х	х	х	L	L	L	L	н
н	┌ <u>ऱ</u> ॱ	_x_	-н-	_x	x	X	x	X.	QAO	α _{B0}	QC0	Q _{D0}	ō _{D0}
н	ļ L	L	1	×	x	Х	Х	Х		σ_{B0}			
н	! ∟	н	1	х	а	ь	С	ď	a	b	C	d	ď
н	н	Х	4	н	×	Х	Х	Х	н	Q_{An}	Q_{Bn}	q_{Cn}	ā _{Cn}
н	н	X	↓ ↓	L	×	х	х	Х	L	Q_{An}	Q_{Bn}		ā _{Cn}

[†]The columns for clear, \overline{Q}_D , and the top line of the table apply for the '179 only.

H = high level (steady state), L = low level (steady state)

X = irrelevant (any input, including transitions)

↓ = transition from high to low level


a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively.

 Q_{A0} , Q_{B0} , Q_{C0} , Q_{D0} = the level of Q_A , Q_B , Q_C , or \overline{Q}_D , respectively, before the indicated steady-state input conditions were established. Q_{An} , Q_{Bn} , Q_{Cn} = the level of Q_A , Q_B , or Q_C , respectively, before the most-recent \downarrow transition of the clock.

PRODUCTION DATA


This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrenty. Production processing does not necessarily include testing of all parameters.






Pin numbers shown on logic notation are for J or N packages.

schematics of inputs and outputs







absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, VCC (see Note 1) SN74178, SN74179 Circuits 0°C to 70°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54	178, SN	54179	SN74	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	L
S		4.5	5	5.5	4.75	5	5.25	٧
Supply voltage, VCC				-800			-800	μА
High-level output current, IOH		+		16			16	mA
Low-level output current, IOL		1						
Clock frequency, fclock		0		25	0		25	MHz
Width of clock or clear pulse, tw (see Figure 1)		20			20			ns
	Shift (H or L) or load	35			35			1
	Data				30			ns
Setup time, t _{SU} (see Figure 1)	Clear-inactive-state (SN54179 and SN74179)	15			15			
Hold time at any input, th		5			5			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		ded operating tree-air temp		178, SN		SN74	74179	UNIT	
	PARAMETER	TEST CONDITIONS†	MIN	TYP#	MAX	MIN	TYP‡	MAX	ONT
	High-level input voltage		2			2			٧
VIH					0.8			0.8	v
VIL	Low-level input voltage		+-		-1.5			-1.5	V
VIK	Input clamp voltage	V _{CC} = MIN, I _I = −12 mA			-1.5	1			<u> </u>
Voн	High-level output voltage	$V_{CC} = MIN$, $V_{IH} = 2 V$, $V_{IL} = 0.8 V$, $I_{OH} = -800 \mu A$	2.4	3.4		2.4	3.4		٧
VOL	Low-level output voltage	V _{CC} = MIN, V _{1H} = 2 V, V _{1L} = 0.8 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	V
1,	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			1	<u> </u>		1	mA
ин	High-level input current	V _{CC} = MAX, V ₁ = 2.4 V			40			40	μA
IIL.	Low-level input current	V _{CC} = MAX, V _I = 0.4 V	Τ		-1.6	<u> </u>		-1.6	mA
los	Short-circuit output current§	V _{CC} = MAX	-20		-57	-18		-57	mA
ICC	Supply current	V _{CC} = MAX, See Note 2		46	70		46	75	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device

NOTE 2: ICC is measured as follows:

- a) 4.5 V is applied to serial inputs, load, shift, and clear,
- b) Parallel inputs A through D are grounded.
- c) 4.5 V is momentarily applied to clock which is then grounded.



[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.


[§] Not more than one output should be shorted at a time.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}				25	39		MHz
tPLH		<u></u>		-25			WITZ
tPHL	Clear	QD	$C_L = 15 pF$, $R_L = 400 \Omega$,		15	23	ns
tPLH		Q_A, Q_B, Q_C, Q_D	See Figure 1		24	36	""
	Clock	Any output			17	26	
^t PHL				· · · · ·	23	35	ns


[¶]f_{max} = Maximum clock frequency

PARAMETER MEASUREMENT INFORMATION



3





- NOTES: A. Input pulses are supplied by generators having the following characteristics: $t_{TLH} \le 10$ ns, $t_{THL} \le 10$ ns, PRR ≤ 1 MHz, $Z_{out} \approx 50 \ \Omega$.
 - B. Data input and Q output are any related pair. Serial and other data inputs are at GND. Serial data input is tested in conjunction with Q_A output in the shift mode.
 - C. CL includes probe and jig capacitance.
 - D. All diodes are 1N3064 or equivalent.

FIGURE 1-SWITCHING TIMES



 t_{PHL} = Propagation delay time, high-to-low-level output

tpLH ≅Propagation delay time, low-to-high-level output

This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.