



# MANIPAL INSTITUTE OF TECHNOLOGY

MANIPAL

(A constituent unit of MAHE, Manipal)

## COURSE PLAN

<b>Department</b>	:	Computer Science and Engineering			
<b>Course Name &amp; code</b>	:	COMPUTER ORGANIZATION AND ARCHITECTURE & CSE 2151			
<b>Semester &amp; branch</b>	:	THIRD & CSE			
<b>Name of the faculty</b>	:	DR. RENUKA A			
<b>No of contact hours/week:</b>		<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		36	12	0	4

## Course Outcomes (COs)

<i>At the end of this course, the student should be able to:</i>		No. of Contact Hours	Marks
CO1:	Describe the functionalities of the various units of computers and the instruction set architecture.	10	20
CO2:	Appreciate the hardware implementation of addition, subtraction, multiplication and division and perform arithmetic operations.	7	16
CO3:	Design the control unit for simple algorithms	10	20
CO4:	Explain basics of memory system such as cache memories, mapping functions, replacement algorithms and virtual memory concept and design simple memory systems.	10	20
CO5:	Outline the I/O handling techniques and realize the improvement in performance using the concepts of pipelining and parallel processing.	11	24
<b>Total</b>		<b>48</b>	<b>100</b>

### Assessment Plan

Components	Assignments	Sessional Tests	End Semester/ Make-up Examination
Duration	20 to 30 minutes	60 minutes	180 minutes
Weightage	20 % (4 X 5 marks)	30 % (2 X 15 Marks)	50 % (1 X 50 Marks)
Typology of Questions	Understanding/ Comprehension; Application; Analysis; Synthesis; Evaluation	Knowledge/ Recall; Understanding/ Comprehension; Application	Understanding/ Comprehension; Application; Analysis; Synthesis; Evaluation
Pattern	Answer one randomly selected question from the problem sheet (Students can refer their class notes)	MCQ: 10 questions (0.5 marks) Short Answers: 5 questions (2 marks)	Answer all 5 full questions of 10 marks each. Each question may have 2 to 3 parts of 3/4/5/6/7 marks
Schedule	4, 7, 10, and 13 <sup>th</sup> week of academic calendar	Calendared activity	Calendared activity
Topics Covered	Quiz 1 (L 1--6 & T 1-2 ) (CO1)	Test 1 (L 1-16 & T 1-5 ) (CO1-CO3)	Comprehensive examination covering full syllabus. Students are expected to answer all questions (CO1-CO5)
	Quiz 2 (L 7-13 & T 3-4 ) (CO1-CO2)		
	Quiz 3 (L 14-22 & T 5-7 ) (CO3)	Test 2 (L 17-27 & T 6-9 ) (CO3-CO4)	
	Quiz 4 (L 23-32 & T 8-10 ) (CO4-CO5)		

### Lesson Plan

L. No.	Topics	Course Outcome Addressed
L0	INTRODUCTION TO THE COURSE	CO
L1	BASIC STRUCTURE OF COMPUTERS: COMPUTER TYPES, FUNCTIONAL UNITS	CO1
L2	BASIC OPERATIONAL CONCEPTS, NUMBER REPRESENTATION	CO1
L3	ARITHMETIC OPERATIONS	CO1
T1	Tutorial 1 on Number representation and Arithmetic Operations	CO1
L4	CHARACTER REPRESENTATION, FLOATING POINT REPRESENTATION, IEEE STANDARD FLOATING POINT REPRESENTATION	CO1
L5	FLOATING POINT ARITHMETIC- ADDITION, SUBTRACTION	CO2
L6	FLOATING POINT ARITHMETIC- MULTIPLICATION, DIVISION, GUARD BITS AND TRUNCATION	CO2
T2	Tutorial 2 on Floating point arithmetic	CO2

<b>L7</b>	INSTRUCTION SET ARCHITECTURE: MEMORY LOCATIONS AND ADDRESSES, MEMORY OPERATIONS	CO1
<b>L8</b>	INSTRUCTIONS AND INSTRUCTION SEQUENCING	CO1
<b>L9</b>	ADDRESSING MODES, CISC INSTRUCTION SETS, RISC AND CISC STYLES	CO1
<b>L10</b>	EXAMPLE PROGRAMS	CO1
<b>T3</b>	Tutorial 3 on Memory addressing , Addressing modes, RISC and CISC	CO1
<b>L11</b>	ARITHMETIC AND LOGIC UNIT: HARDWARE FOR ADDITION AND SUBTRACTION	CO2
<b>L12</b>	MULTIPLICATION-HARDWARE IMPLEMENTATION-UNSIGNED MULTIPLICATION	CO2
<b>L13</b>	SIGNED MULTIPLICATION, -BOOTH'S ALGORITHM	CO2
<b>L13</b>	DIVISION	CO2
<b>T4</b>	Tutorial 4 on Addition, Subtraction and Multiplication and Division in ALU	CO2
<b>L14</b>	CONTROL UNIT: BASIC CONCEPTS-REGISTER TRANSFER NOTATION, HARDWARE IMPLEMENTATION, BASIC RWM UNIT, BUSES-BIDIRECTIONAL, SINGLE BUS, 2 BUS, 3 BUS ORGANIZATION	CO3
<b>L15</b>	DESIGN METHODS-COMPARISON OF HARDWIRED AND MICROPROGRAMMED APPROACH, HARDWIRED CONTROL DESIGN-BOOTH'S MULTIPLIER DESIGN	CO3
<b>L16</b>	PROCESSING SECTION DESIGN OF BOOTH'S MULTIPLIER	CO3
<b>T5</b>	Tutorial 5 on Processing section Design	CO3
<b>L17</b>	BOOTH'S MULTIPLIER CONTROLLER, SEQUENCE CONTROLLER DESIGN	CO3
<b>L18</b>	PLA CONTROL UNIT ORGANIZATION OF BOOTH MULTIPLIER	CO3
<b>T6</b>	Tutorial 6 on Controller Design	CO3
<b>L19</b>	MICROPROGRAMMED CONTROL UNIT:WILKE'S DESIGN, MICROPROGRAMMED CONTROL ORGANIZATION	CO3
<b>L20</b>	MICROPROGRAMMED MULTIPLIER CONTROL UNIT FOR BOOTH'S MULTIPLIER	CO3
<b>T7</b>	Tutorial 7 on Microprogrammed Control Unit	CO3
<b>L21</b>	MEMORY SYSTEMS: BASIC CONCEPTS, RAM MEMORIES, INTERNAL ORGANIZATION OF MEMORY CHIPS	CO4
<b>L22</b>	STRUCTURE OF LARGER MEMORIES, MEMORY HIERARCHY	CO4
<b>L23</b>	CACHE MEMORIES- MAPPING FUNCTIONS	CO4
<b>L24</b>	PLACEMENT STRATEGIES, REPLACEMENT ALGORITHMS	CO4
<b>T8</b>	Tutorial 8 on Organization of Larger memories, Replacement Algorithms	CO4
<b>L25</b>	EXAMPLE OF MAPPING TECHNIQUES	CO4
<b>L26</b>	PERFORMANCE CONSIDERATIONS, HIT RATE AND MISS PENALTY, CACHES ON THE PROCESSOR CHIP	CO4
<b>L27</b>	VIRTUAL MEMORY, ADDRESS TRANSLATION	CO4

<b>T9</b>	Tutorial 9 on Mapping functions, Hit rate and Miss penalty, Address translation	CO4
<b>L28</b>	MAGNETIC HARD DISKS	CO4
<b>L29</b>	INPUT/OUTPUT ORGANIZATION: ACCESSING I/O DEVICES, I/O DEVICE INTERFACE, PROGRAM-CONTROLLED I/O, INTERRUPTS, ENABLING AND DISABLING INTERRUPTS	CO5
<b>L30</b>	HANDLING MULTIPLE DEVICES, CONTROLLING I/O DEVICE BEHAVIOR, PROCESSOR CONTROL REGISTERS, DMA	CO5
<b>T10</b>	Tutorial 10 on Interrupts	CO5
<b>L31</b>	INTRODUCTION TO PARALLEL ARCHITECTURE: PIPELINING CONCEPTS, PIPELINE ORGANIZATION, ISSUES, DATA DEPENDENCIES	CO5
<b>L32</b>	OPERAND FORWARDING, HANDLING DATA DEPENDENCIES IN SOFTWARE, MEMORY DELAYS	CO5
<b>L33</b>	BRANCH DELAYS, UNCONDITIONAL BRANCHES, CONDITIONAL BRANCHES, BRANCH DELAY SLOT	CO5
<b>T11</b>	Tutorial 11 on Data Dependencies, Branching and Pipelining	CO5
<b>L34</b>	HARDWARE MULTITHREADING, VECTOR (SIMD) PROCESSING	CO5
<b>L35</b>	GRAPHICS PROCESSING UNITS (GPUs), SHARED MEMORY MULTIPROCESSORS, INTERCONNECTION NETWORKS	CO5
<b>L36</b>	CACHE COHERENCE, WRITE-THROUGH PROTOCOL, WRITE-BACK PROTOCOL, SNOOPY CACHES, DIRECTORY BASED CACHE COHERENCE	CO5
<b>T12</b>	Tutorial 12 on multithreading, SIMD, Multiprocessors, Cache coherence	CO5
<b>L/T</b>	Click or tap here to enter text.	

## References:

1. Carl Hamacher, Zvonko Vranesic and Safwat Zaky, "Computer Organization and Embedded Systems", Sixth edition, McGraw Hill Publication, 2012.
2. William Stallings, "Computer Organization and Architecture – Designing for Performance", 9th edition, PHI, 2015.
3. Mohammed Rafiquzzaman and Rajan Chandra, "Modern Computer Architecture", Galgotia Publications Pvt. Ltd., 2010.
4. D.A. Patterson and J.L. Hennessy, "Computer Organization and Design-The Hardware/Software Interface", Fifth Edition, Morgan Kaufmann, 2014.
5. J.P. Hayes, "Computer Architecture and Organization", McGraw Hill Publication, 1998.
6. Click or tap here to enter text.

7. Click or tap here to enter text.

Submitted by: DR. RENUKA A

(Signature of the faculty)

Date: 30-08-2021

Approved by: DR. ASHALATHA NAYAK

(Signature of HOD)

Date: 30-08-2021

**FACULTY MEMBERS TEACHING THE COURSE (IF MULTIPLE SECTIONS EXIST):**

FACULTY	SECTION	FACULTY	SECTION
Dr. N. Gopalakrishna Kini	A		
Ms. Shwetha Rai	B		
Dr. Renuka A	C		
Ms. Sucharitha Shetty	D		

\*\*\*\*\*