


# SEQUENCE GENERATORS, SHIFT REGISTERS AND SHIFT REGISTER COUNTERS


# Sequence generator:



# Sequence Generator

- Design a sequence generator circuit to generate the sequence 10111100 using Asynchronous counter. Use negative edge triggered T flip flop for the design. 8-bit MOD-8

- MOD 8 counter



8-stable  
1<sup>st</sup> clk

$Y(Q_2, Q_1, Q_0)$


$Q_1 Q_0$

1	0	1	0
1	1	0	0

$Q_2$

$Y = Q_1 Q_0 + Q_2 Q_1 + \overline{Q_2} \overline{Q_1}$

8<sup>th</sup> clk




Q2	Q1	Q0	Y
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0



- Design a sequence generator circuit to generate the sequence 0001011 using synchronous counter. Use D flip flop for the design.


~~3~~-bit MOD 7 0-1-2...6

Present	Next state	$D_2 D_1 D_0$	Y
000	001	001	0
001	010	010	0
010	011	011	0
011	100	100	1
100	101	101	0
101	110	110	1
110	000	000	1
111	000	000	X



$$Y = Q_1 Q_0 + \bar{Q}_2 Q_0 + \bar{Q}_2 Q_1$$

Derive the expressions for  $D_2 D_1 D_0$



Generate the sequence: 101011100 using  
74193 IC & external gates


Try

# Registers

$$C = A + B$$


$n$ -bit register

- Register is a group of flip flops (D, or SR, or JK)
- Each flip flop can store one-bit data.  $n$ -bit register can hold  $n$ -bit data.
- There are two ways to shift the data into the register and two ways to shift the data out of the register.
- Accordingly: 4 categories of shift register are
  - Serial in Serial out (SISO) ✓
  - Serial In parallel out (SIPO) ✓
  - Parallel in Serial out (PISO) ✓
  - Parallel in parallel out (PIPO) ✓





# SISO and SIPO Register

- Simple 4-bit shift register is shown below (Reset is nothing but clear input)
- Register is cleared using reset/clear input.
- It can be used as Serial-in serial out (at  $Q_D$ ) and Serial-in parallel out shift register.





# 4-bit shift register (Serial-in)




$Q_A \dots Q_D = \underline{\underline{1101}}$

SISO


Serial-in/ parallel-out shift register waveforms

# SISO and SIPO Register using JK ffs




SR-ffs


# SISO and SIPO register with shift left



# Register with parallel load (PISO or PIPO)



# Register with parallel load (PIPO)




Load = 0 No change  
= 1 Parallel load

**4-bit register with parallel load**

## 4-bit bidirectional shift register using D/SR/JK ffs

- If shift left/right = 0, shift right else shift left...

- **Solve it by yourself...**



shift left  
shift right

# 4-bit universal shift register

Mode Control		Register Operation
S1	S0	
0	0	No change
0	1	Shift right
1	0	Shift left
1	1	Parallel load

QA QB QC QD

DA DB DC DD


QA QB QC QD

QA QB QC

QB QC QD

PA PB PC PD

# 4-bit universal shift register






# Shift register counters:

- Ring counter
- Johnson counter /Twisted-ring counter

# Ring counter



Set one stage, clear three stages

right  
SISO - ~~left~~

MOD 4 Ring  
counter


N-bit Ring counter  
MOD-N

Clock Cycle	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>
1	1	0	0	0
2	0	1	0	0
3	0	0	1	0
4	0	0	0	1
5	1	0	0	0
6	0	1	0	0


Bit-pattern repeats for every 4 clock cycles

# Johnson counter / Twisted-ring counter

$f_{fs} = 8 \text{ states} = \text{MOD } 8 \text{ counter}$



# Johnson counter /Twisted-ring counter using JK ffs



Design a sequence generator to generate the sequence “00100”  
using:

MOD 5

5 - bits

a. Ring counter and external gates ✓

b. Johnson counter and external gates

$\Rightarrow$  generate  
10101

3 bits  $\Rightarrow$  MOD 6

6 - bits MOD 6

**For you to try !**