
DSD Lab 3

1. Using **for** loop, write behavioral Verilog code to convert an N bit grey code into equivalent binary code.


```
module 13e1(g,b);
parameter n=4;
input [n-1:0]g;
output [n-1:0]b;
reg [n-1:0]b;
integer i;
always @(g)
begin
b[n-1]=g[n-1];
for(i=n-2;i>=0;i=i-1)
begin
b[i]=b[i+1]^g[i];
end
end
endmodule
```



2. Write and simulate the Verilog code for a 4-bit comparator using 2-bit comparators.

```
module comparator2bit(x,y,xlty,xeqy,xgty);
input [1:0]x,y;
```

```
output xeqy,xlty,xgty;
wire i1,i0;
assign i1 = (x[1]^y[1]);
assign i0 = (x[0]^y[0]);
assign xeqy=i1&i0;
assign xgty=(x[1] \& \sim y[1])|(i1 \& x[0] \& \sim y[0]);
assign xlty = \sim (xeqy \mid xgty);
endmodule
module 13e2(x,y,xlty,xeqy,xgty);
input [3:0]x,y;
output xeqy,xlty,xgty;
wire e1,e2,g1,g2,l1,l2;
comparator2bit stage0(x[1:0],y[1:0],l1,e1,g1);
comparator2bit stage1(x[3:2],y[3:2],12,e2,g2);
assign xeqy=e1&e2;
assign xgty=g1 \mid (e1 \& g2);
assign xlty=11 | (e1 & 12);
endmodule
```




- 3. Write behavioral Verilog code for
- an 8 to 1 multiplexer using **case** statement
- a 2 to 1 multiplexer using the **if-else** statement.

Using the above modules write the hierarchical code for a 16 to 1 multiplexer.

```
module mux2to1 (w0, w1, s, f);
input w0, w1, s;
output f;
reg f;
always @(w0 or w1 or s)
if (s == 0)
f = w0;
else
```


endmodule

f = w1;



module I3e32(W,S,f); input [7:0]W; input [2:0]S;

```
output f;
reg f;
always @(W or S)
case(S)
0:f=W[0];
1:f=W[1];
2:f=W[2];
3:f=W[3];
4:f=W[4];
5:f=W[5];
6:f=W[6];
7:f=W[7];
endcase
endmodule
```



```
module | | 3e31(w0, w1, s, f); | input w0,w1,s; | output f; | reg f; | always @(w0 or w1 or s) | if (s == 0) | f = w0; | else
```

```
f = w1;
endmodule
module I3e32(W,S,f);
input [7:0]W;
input [2:0]S;
output f;
reg f;
always @(W or S)
case(S)
0:f=W[0];
1:f=W[1];
2:f=W[2];
3:f=W[3];
4:f=W[4];
5:f=W[5];
6:f=W[6];
7:f=W[7];
endcase
endmodule
module I3e33(w,s,f);
input [15:0]w;
input [3:0]s;
output f;
wire [1:0]i;
l3e32 stage00(w[7:0],s[2:0],i[0]);
I3e32 stage01(w[15:8],s[2:0],i[1]);
l3e31 stage10(i[0],i[1],s[3],f);
endmodule
```

