
The background of the slide features a grayscale image of a complex electronic circuit board with various traces and components. Overlaid on the right side of the circuit is a pattern of binary code (0s and 1s) arranged in a grid-like fashion, creating a digital aesthetic.

DECODERS AND ENCODERS

Students are advised to write down the notes for every lecture

Decoder:

- Decoder is a combinational circuit
- Converts a binary information from n -input lines to a maximum of 2^n unique output lines (n -to- 2^n line decoder) and one or more enable inputs. Ex: 2-to-4 line, 3-to-8 line..etc
- In standard decoders, only one output line will be active at a time corresponding to the input binary combination.



1 : 2
bit line
2 : 4
bit line
3 : 8
4 : 16 decoder
:
n bit : 2^n lines decoder






Ex: 2-bit decoder

	D_1	D_0	D_2	D_3
0 0	x	x	x	✓
0 1	x	x	✓	x
1 0	x	✓	x	x
1 1	✓	x	x	x

2-to-4 line decoder

Circuit Diagram

Truth table



Noti. $m_3 = M_3$

w/h outputs HIGH

NAND Gates at output array

B	A	D_3	D_2	D_1	D_0
0	0	1	1	1	0
0	1	1	1	0	1
1	0	1	0	1	1
1	1	0	1	1	1

$M_3 M_2 M_1 M_0$

Active low outputs

Truth table for Active HIGH o/p


B	A	D_3	D_2	D_1	D_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

$m_3 m_2 m_1 m_0$

Active HIGH outputs

Active HIGH output
w/h NAND Gates at outputs → Active Low o/p's

2-to-4 line decoder with active low output & enable input active low



(a) Logic diagram

<i>E</i>	<i>A</i>	<i>B</i>	<i>D</i> ₀	<i>D</i> ₁	<i>D</i> ₂	<i>D</i> ₃
1	<i>X</i>	<i>X</i>	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

(b) Truth table

Question

Write the truth table ,logic diagram and block diagram of 3-to-8 line decoder

- Note: Unless specified, assume the output and enable input to be active low

$n = 2^3$


Inputs				Outputs							
E	A	B	C	D0	D1	D2	D3	D4	D5	D6	D7
1	x	x	x	*	*	*	*	*	*	*	*
0	0	0	0	1							
0	0	0	1		1						
0	0	1	0			1					
0	0	1	1				1				
0	1	0	0		1			1			
0	1	0	1			1			1		
0	1	1	0				1			1	
0	1	1	1					1			1

Expressions for o/p variables

Question should arise and are



- Are there any enable i/p's ?
- If enables are there, then are they active low / active HIGH ?
- Whether o/p lines are active low / high ?

$$\begin{aligned}
 D_0 &= \overline{E} \cdot \overline{A} \cdot \overline{B} \cdot \overline{C} \\
 D_1 &= \overline{E} \cdot \overline{A} \cdot \overline{B} \cdot C \\
 D_2 &= \overline{E} \cdot \overline{A} \cdot B \cdot \overline{C} \\
 D_3 &= \overline{E} \cdot \overline{A} \cdot B \cdot C \\
 D_4 &= \overline{E} \cdot A \cdot \overline{B} \cdot \overline{C} \\
 D_5 &= \overline{E} \cdot A \cdot \overline{B} \cdot C \\
 D_6 &= \overline{E} \cdot A \cdot B \cdot \overline{C} \\
 D_7 &= \overline{E} \cdot A \cdot B \cdot C
 \end{aligned}$$



Active High o/p's





How do you input enable E
to the circuit?





$$\begin{aligned}
 D_0 &= \bar{A} \bar{B} \bar{C} \\
 D_1 &= \bar{A} \bar{B} C \\
 D_2 &= \bar{A} B \bar{C} \\
 D_3 &= \bar{A} B C \\
 D_4 &= A \bar{B} \bar{C} \\
 D_5 &= A \bar{B} C \\
 D_6 &= A B \bar{C} \\
 D_7 &= A B C
 \end{aligned}$$

Active
High
o/p

Block diagram of 3-to-8 line decoder




Discussion of 4-to-16 and 5-to-32 line decoders



Design 3-to-8 line decoder using minimum number of:


1. 2-to-4 decoders with enable input and one external gate
2. 2-to-4 decoders with enable inputs only

Design 3-to-8 line decoder using minimum number of:
2-to-4 decoders with enable input and one external gate ✓



Design 3-to-8 line decoder using minimum number of 2-to-4 decoders only

A	B	C	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1



A	D ₀	D ₁	D ₂	D ₃
0	1	0	0	0
1	0	1	0	0

