
## ASYNCHRONOUS COUNTER(RIPPLE COUNTER)

## Counters:

- Register that goes through prescribed sequence of states upon the application of input pulses is called a counter.
- There are 2 types of counters:
  - Asynchronous counters (Ripple counters): Clock inputs are triggered by transitions of other flipflop.
  - Synchronous counters: The clock inputs of all flip flops receive common clock.

■ Design a 3 – bit Asynchronous UP counter using positive edge triggered D flip flops.




Q<sub>0</sub>

**છे**।

0,2


- Design a 4 bit (MOD 16/ Divide by 16) Asynchronous UP counter using negative edgetriggered SR flip flops.
- Design a 4 bit Asynchronous <u>UP</u> counter using positive edge triggered SR flip flops.




## **DOWN COUNTERS**

MODH down => 2-bit -ve edge triggered (JK, T, SR, D) 8,80 1 Clk cycle - 2nd che cycle

■ Design a 2 – bit Asynchronous DOWN counter using positive edge triggered JK flip flops.



■ Design a 2 – bit Asynchronous DOWN counter using negative edge triggered JK flip flops.




<ul> <li>Design a 2 – bit Asynchronous DOWN counter using negative edge triggered T flip flops.</li> </ul>	

■ Design a 2 – bit Asynchronous DOWN counter using positive edge triggered T flip flops.

Draw the circuet


■ Design a 3 – bit Asynchronous DOWN counter using negative edge triggered D flip flops.




■ Design a 3 – bit Asynchronous DOWN counter using positive edge triggered D flip flops.	

Design a MOD 5 Asynchronous UP counter using negative edge triggered JK Flip Flops 0->1->2->3->4->0-1-2 つろういっつ 000-001-010-011->100-100 decoding State 030 PRE CIK PRE CLR / clear 2 clear= 0 set elr clear Clear clear2 for of iles 9.

■ Design a MOD 10 Asynchronous UP counter using positive edge triggered D Flip Flops.



Design a MOD 5 Asynchronous DOWN counter using positive edge triggered T



Design a MOD 12 Asynchronous DOWN counter using positive edge triggered T Flip Flops.

11->10->9->8->7->6->5->4->3->2->1->0->11

■ Design a MOD 18 Asynchronous DOWN counter using pos	itive edge triggered JK Flip Flops.

ŀ	Design a 3 bit Asynchronous UP/DOWN counter using negative edge triggered JK Flip Flops

Design a counter to obtain a 1KHz clock signal from a 10KHz clock signal with 50% duty cycle using negative edge triggered JK Flip Flops.

עף בסיטורפיר

