

# DSD LAB 1

1. Write Verilog code to describe the following functions

$$f1 = ac' + bc + b'c'$$

$$f2 = (a + b' + c)(a + b + c')(a' + b + c')$$

Check whether f1 and f2 in question 1 are functionally equivalent or not.

Solution:

```
module dsdlab1e1(a,b,c,f1,f2);
```


```
input a,b,c;
```



```
output f1,f2;
```



```
assign f1= (a&~c)|(b&c)|(~b&~c);
```



```
assign f2=(a|~b|c)&(a|b|~c)&(~a|b|~c);
```


```
endmodule
```











Thus the 2 functions are functionally equivalent.

2. Simplify the following functions using K-map and implement the circuit using logic gates.

Write

Verilog code and simulate the circuit

a)  $f(A,B,C,D) = \sum m(1,3,4,9,10,12) + D(0,2,5,11)$

b)  $f(A,B,C,D) = \prod M(6,9,10,11,12) + D(2,4,7,13)$

Solution:

a)  $f1 = \sim BC + \sim BD + B \sim C \sim D$

b)  $f2 = (\sim A + B + \sim D)(\sim A + B + \sim C)(A + \sim B + C)(\sim B + C + D)$

```

module dsd1ab1e2(A,B,C,D,f1,f2);
input A,B,C,D;
output f1,f2;
assign f1= (~B & C) | (~B & D) | (B & ~C & ~D);
assign f2= (~A | B | ~D) & (~A | B | ~C) & (A | ~B | C) & (~B | C | D);
endmodule

```

MAX+plus II - d:\student\200905090\week1\dsd1ab1e2

MAX+plus II File Edit View Node Assign Utilities Options Window Help

dsd1ab1e2.v - Text Editor

```
module dsd1ab1e2(A,B,C,D,F1,F2);
input A,B,C,D;
output F1,F2;
assign F1= (~B & C) | (~B & D) | (B & ~C & ~D);
assign F2= (~A | B | ~D) & (~A | B | ~C) & (A | ~B | C) & (~B | C | D);
endmodule
```

Simulation: Timing Simulation

Simulation Time: 1.0us

Start Time: 0.0ns End Time: 1.0us

☐ Use Device ☐ Oscillation 0.0ns

☐ Setup/Hold ☐ Glitch 0.0ns

☐ Check Outputs

0 50 100

Start Pause Stop Open SCF

Line 6 Col 10 INS

dsd1ab1e2.scf - Waveform Editor

Ref: 0.0ns Time: 803.6ns Interval: 803.6ns

Name	Value	820.0ns	840.0ns	860.0ns	880.0ns	900.0ns	920.0ns
D	0	0	0	0	0	0	0
C	0	0	0	0	0	0	0
B	0	0	0	0	0	0	0
A	0	0	0	0	0	0	0
f2	1	1	1	1	1	1	1
f1	0	0	0	0	0	0	0

MAX+plus II - d:\student\200905090\week1\dsd1ab1e2

MAX+plus II File Assign Options Initialize Window Help

dsd1ab1e2.v - Text Editor

```
module dsd1ab1e2(A,B,C,D,F1,F2);
input A,B,C,D;
output F1,F2;
assign F1= (~B & C) | (~B & D) | (B & ~C & ~D);
assign F2= (~A | B | ~D) & (~A | B | ~C) & (A | ~B | C) & (~B | C | D);
endmodule
```

Simulation: Timing Simulation

Simulation Time: 1.0us

Start Time: 0.0ns End Time: 1.0us

☐ Use Device ☐ Oscillation 0.0ns

☐ Setup/Hold ☐ Glitch 0.0ns

☐ Check Outputs

0 50 100


Start Pause Stop Open SCF

Line 6 Col 10 INS

dsd1ab1e2.scf - Waveform Editor

Ref: 840.0ns Time: 822.6ns Interval: -17.4ns

Name	Value	820.0ns	840.0ns	860.0ns	880.0ns	900.0ns	920.0ns
D	0	0	0	0	0	0	0
C	0	0	0	0	0	0	0
B	0	0	0	0	0	0	0
A	0	0	0	0	0	0	0
f2	1	1	1	1	1	1	1
f1	0	0	0	0	0	0	0



3. Minimize the following expression using K-map and simulate using only NAND gates.

$$f(A,B,C,D) = \pi M(2,6,8,9,10,11,14)$$

```

module dsd1ab1e3(A,B,C,D,f);
input A,B,C,D;
output f;
wire g;
assign g=~((A&~(B&B))&~(C&~(D&D)));

```

```
assign f=~(g&g);  
endmodule
```

