DSD LAB 1

1. Write Verilog code to describe the following functions

f1 = ac' + bc + b'c'

f2 = (a+b'+c)(a+b+c')(a'+b+c')

Check whether f1 and f2 in question 1 are functionally equivalent or not.

Solution:

module dsdlab1e1(a,b,c,f1,f2);


input a,b,c;


output f1,f2;


assign $f1=(a\&\sim c)|(b\&c)|(\sim b\&\sim c);$


assign f2=(a|~b|c)&(a|b|~c)&(~a|b|~c);


endmodule











Thus the 2 functions are functionally equivalent.

2. Simplify the following functions using K-map and implement the circuit using logic gates. Write


Verilog code and simulate the circuit


- a) $f(A,B,C,D) = \Sigma m(1,3,4,9,10,12) + D(0,2,5,11)$
- b) $f(A,B,C,D) = \Pi M(6,9,10,11,12) + D(2,4,7,13)$

Solution:

- a) $f1=\sim BC+\sim BD+B\sim C\sim D$
- b) f2 = (-A+B+-D)(-A+B+-C)(A+-B+C)(-B+C+D)

```
\label{eq:continuous} \begin{split} & \text{module dsdlab1e2}(A,B,C,D,f1,f2); \\ & \text{input A,B,C,D;} \\ & \text{output f1,f2;} \\ & \text{assign f1= ($^2$B & C) | ($^3$B & D) | (B & ^2$C & ^2$D);} \\ & \text{assign f2= ($^4$A | B | $^4$D) & ($^4$A | B | $^4$C) & (A | ^4$B | C) & (^4$B | C | D);} \\ & \text{endmodule} \end{split}
```





3. Minimize the following expression using K-map and simulate using only NAND gates. $f(A,B,C,D) = \pi M(2,6,8,9,10,11,14)$

```
module dsdlab1e3(A,B,C,D,f); input A,B,C,D; output f; wire g; assign g=\sim(\sim(A\&\sim(B\&B))\&\sim(C\&\sim(D\&D)));
```

assign $f=\sim(g\&g)$; endmodule

