


# Synchronous counters

- Limitations of asynchronous counters
- Synchronous counter design
- Synchronous counter ICs

# Limitation of asynchronous counters

RIPELE ~~carry~~ counters



- Limitations:
1. Not suitable for high frequency applications ✓
  2. Not suitable for higher mod counters
- ==


# Synchronous counter design

- All the flip flops are clocked simultaneously using same clock.
- Suitable for high frequency applications
- Designed using sequential circuit design process which can be used for any synchronous circuit designs

# 1. Design 2-bit synchronous binary UP counter using T ffs

- Counter states: 00 → 01 → 10 → 11

State diagram




State table

Present state		Next state		Flip-flop inputs	
$A_1$	$A_0$	$A_1^+$	$A_0^+$	$TA_1$	$TA_0$
0	0	0	1	0	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	0	0	1	1

$$TA_1 = A_0$$

$$TA_0 = 1$$


circuit




$$TA_1(A_1, A_0) = A_0$$

$$TA_0 = 1$$

## 2-bit synchronous binary UP counter using JK ffs : circuit diagram



+ve edge triggering



## 2. Design 2-bit synchronous binary UP counter using JK ffs

## 2-bit synchronous binary UP counter using JK ffs contd..

$Q_1 \ Q_0$   
 $000$   
 $001 \leftarrow$   
 $010$   
 $011$   
 $100$   
 $101 \leftarrow$   
 $110$   
 $111$   
 $000$

$$J_0 = K_0 = 1$$

$$J_1 = K_1 = Q_0$$

$$J_2 = K_2 = Q_1, Q_0$$

Solve & verify

### 3. Design 3-bit synchronous binary UP counter (MOD 8) using SR ffs

000 → 001 → 010 → 011 → 100 → 101 → 110 → 111

Present State $Q_2, Q_1, Q_0$		Next State $Q_2^+, Q_1^+, Q_0^+$	$Q_2 \times Q_2^+$	$Q_1 \times Q_1^+$	
			$S_2, R_2$	$S_1, R_1$	$S_0, R_0$
0 0 0	→	0 0 1	0 $\phi$	0 $\phi$	1 0
0 0 1	→	0 1 0	0 $\phi$	1 0	0 1
0 1 0	→	0 1 1	0 $\phi$	$\phi$ 0	1 0
0 1 1	→	1 0 0	1 0	0 1	0 1
1 0 0	→	1 0 1	$\phi$ 0	0 $\phi$	1 0
1 0 1	→	1 1 0	$\phi$ 0	1 0	0 1
1 1 0	→	1 1 1	$\phi$ 0	$\phi$ 0	1 0
1 1 1	→	0 0 0	0 1	0 1	0 1

$$S_2 = \overline{Q_2} Q_1 Q_0$$


$$R_2 = Q_2 Q_1 Q_0$$

$$S_1 = \overline{Q_1} Q_0$$

$$R_1 = Q_1 Q_0$$

$$S_0 = \overline{Q_0}$$


$$R_0 = Q_0$$



$Q, Q^+$	S	R
0 0	0	$\phi$
0 1	1	0
1 0	0	1
$\phi \phi$	$\phi$	0


$S=0, R=1$  /  $S=0, R=0$   
 → Reset / No change

$S=1, R=0$  /  $S=0, R=0$   
 Set / No change





## 3-bit synchronous binary UP counter (MOD 8) using SR ffs



$$S_0 = \overline{Q_0} \quad R_0 = Q_0$$

$$S_1 = \overline{Q_1} Q_0 \quad R_1 = Q_1 Q_0$$

$$S_2 = \overline{Q_2} Q_1 Q_0 \quad R_2 = Q_2 Q_1 Q_0$$


## 4. Draw the circuit of 3-bit synchronous binary up counter (MOD 8) using T ffs

- Analyse the previous examples and draw the circuit directly without the design steps.

$0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \rightarrow 7$

$$T_0 = 1$$


$$T_1 = Q_0$$




In JK-ff

$$J_0 = 1 \quad K_0 = 1 \quad ; \quad J_1 = Q_0 \quad K_1 = Q_0 ;$$

$$J_2 = Q_1 Q_0 \quad K_2 = Q_1 Q_0 ;$$



## 5. Design 2-bit synchronous binary down counter (MOD 4) using D ffs




State table

Present state		Next state		← excitation table of D-ff	
$Q_1$	$Q_0$	$Q_1^+$	$Q_0^+$	$D_1$	$D_0$
0	0	1	1	1	1
0	1	0	0	0	0
1	0	0	1	0	1
1	1	1	0	1	0

$$D_1(Q_1, Q_0) = \overline{(Q_1 + Q_0)}$$


$$D_0(Q_1, Q_0) = \overline{Q_0}$$

$$Q_1 Q_0 = 10 \Rightarrow 01$$



2-bit synchronous binary down counter (MOD 4) using  
D ffs

## 6. Design 3-bit synchronous binary down counter (MOD 8) using D ffs



Present state	Next state	$Q_2^+$	$Q_1^+$	$Q_0^+$
$Q_2 Q_1 Q_0$	$Q_2^+ Q_1^+ Q_0^+$	$D_2$	$D_1$	$D_0$
000	111	1	1	1
001	011	0	1	1
010	001	0	0	1
011	010	0	1	0
100	101	1	0	1
101	110	1	1	0
110	100	1	0	0
111	011	0	1	1

$D_2 =$

$Q_2$	$Q_1$	$Q_0$	00	01	11	10
0	0	0	1	1	0	0
0	0	1	1	1	1	1
0	1	0	1	1	1	1
0	1	1	1	1	1	1
1	0	0	1	1	1	1
1	0	1	1	1	1	1
1	1	0	1	1	1	1
1	1	1	1	1	1	1

$$D_2 = \bar{Q}_2 \bar{Q}_1 \bar{Q}_0 + Q_2 Q_0 + Q_2 Q_1$$

111  
 $D_1$

$Q_2$	$Q_1$	$Q_0$	00	01	11	10
0	0	0	1	1	0	0
0	0	1	1	1	1	1
0	1	0	1	1	1	1
0	1	1	1	1	1	1
1	0	0	1	1	1	1
1	0	1	1	1	1	1
1	1	0	1	1	1	1
1	1	1	1	1	1	1

$$D_1 = \bar{Q}_1 \bar{Q}_0 + Q_1 Q_0$$

$$= Q_1 \oplus Q_0$$

$Q_2$	$Q_1$	$Q_0$	00	01	11	10
0	0	0	1	1	0	0
0	0	1	1	1	1	1
0	1	0	1	1	1	1
0	1	1	1	1	1	1
1	0	0	1	1	1	1
1	0	1	1	1	1	1
1	1	0	1	1	1	1
1	1	1	1	1	1	1

$$D_0 = \bar{Q}_0$$

## 7. Design decade (BCD) synchronous up counter (MOD 10) using T ffs $\rightarrow 4\text{-ffs}$

■  $(0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow 0)$

$(16 \text{ states}) \rightarrow (10 \text{ States})$   $\downarrow$   
1001

10 to 15  $\rightarrow$  Not required, unused

# Decade (BCD) synchronous up counter contd..

<u>Present state</u>				<u>Next-state</u>			
$Q_3$	$Q_2$	$Q_1$	$Q_0$	$Q_3^+$	$Q_2^+$	$Q_1^+$	$Q_0^+$
				$T_3$	$T_2$	$T_1$	$T_0$
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	1
0	0	1	0	0	0	0	1
0	0	1	1	0	1	1	1
0	1	0	0	0	0	0	1
0	1	0	1	0	0	1	1
0	1	1	0	0	0	0	1
0	1	1	1	1	1	1	1
1	0	0	0	0	0	0	1
1	0	0	1	1	0	0	1
1	0	1	0	x	x	x	x
1	0	1	1	x	x	x	x

$Q_1$	$Q_0$	$T$
0	0	0
0	1	1
1	0	1
1	1	0

$$T_0 = 1$$

$$T_1 = \sum m(1, 3, 5, 7) + d(10, 11, 12, 13, 14, 15)$$

$$= \overline{Q_3} Q_0$$

$$T_2 = Q_1 Q_0 \Rightarrow (3, 7, 11, 15)$$

$$T_3 = \frac{Q_0 Q_1 Q_2}{2} + \frac{Q_0 \overline{Q_2} Q_3}{(3, 13) \text{ or } (3, 11)}$$


Design 3-bit synchronous counter to count according to the given sequence using D ffs. All the undefined/unused states should go to state 0.--Self correcting counters.

■ 0→5→2→6→7→0

②

Present States		Next States			
$Q_2, Q_1, Q_0$		$Q_2, Q_1, Q_0$	$D_2$	$D_1$	$D_0$
000	→	101	1	0	1
001	→	000	0	0	0
010	→	110	1	1	0
011	→	000	0	0	0
100	→	000	0	0	0
101	→	000	0	1	0
110	→	111	1	1	1
111	→	000	0	0	0

①




③ Simplified expressions for  $D_2, D_1, D_0$

④ Circuit diagram



Design 3-bit synchronous counter to count according to the given sequence using D ffs. All the undefined states should go to next valid/defined state.


■  $0 \rightarrow 5 \rightarrow 2 \rightarrow 6 \rightarrow 7 \rightarrow 0$



Complete simplification & circuit

Present state			Next state					
$Q_2$	$Q_1$	$Q_0$	$Q_2^+$	$Q_1^+$	$Q_0^+$	$D_2$	$D_1$	$D_0$
0	0	0	1	0	1	1	0	1
0	0	1	0	1	0	0	1	0
0	1	0	1	1	0	1	1	0
0	1	1	1	0	1	1	0	1
1	0	0	1	0	1	1	0	1
1	0	1	0	1	0	0	1	0
1	1	0	1	1	1	1	1	1
1	1	1	0	0	0	0	0	0

## 8. Design 3-bit gray code counter using JK ffs



Present st. $Q_2 Q_1 Q_0$	Next state $Q_2^+ Q_1^+ Q_0^+$	$J_2$	$K_2$	$J_1$	$K_1$	$J_0$	$K_0$
000	001	0	d	0	d	1	d
001	011	0	d	1	d	d	0
010	110	1	d	d	0	0	d
011	010	0	d	d	0	d	1
100	000	d	1	0	d	0	d
101	100	d	0	0	d	0	d
110	101	d	0	0	d	d	1
111	111	d	0	d	1	d	0

$Q$	$Q^+$	$J$	$K$
00	0d	0	d
01	1d	1	d
10	d1	d	1
11	do	d	0

Set/toggle

$J_2$  Karnaugh map for  $J_2$ :
 

				1
d	d	d	d	d

 $\rightarrow J_2 = \bar{Q}_1 \bar{Q}_0$

$K_2 = \bar{Q}_1 \bar{Q}_0 \rightarrow Q_2 \oplus Q_1$


$J_1 = \bar{Q}_2 \bar{Q}_0$  (1,3)  
 $K_1 = Q_2 \bar{Q}_0$  (5,7)

$J_0 = \bar{Q}_2 \bar{Q}_1 + Q_2 Q_1$   
 $K_0 = \bar{Q}_2 \bar{Q}_1 + Q_2 Q_1$

$Q_1 \oplus Q_2 = \text{---} + \text{---}$

# 3-bit gray code counter using JK ffs

Quiz of prev class




→ 00...0

→ 111...1

000 - - -

111 - - -



2 Q2 MOD 12 ⇒ MOD M × MOD N

0	0000
1	0001
2	0010
3	0011
4	0100
5	0101

6	000	8
7	001	9
8	010	10
9	011	11
10	100	12
11	101	13

6 7  
14, 15

