


DSD LAB 2

Write behavioral Verilog code to implement the following and simulate

1. Full adder

```
module fulladd (Cin, x, y, s, Cout);  
input Cin, x, y;  
output s, Cout;  
assign s = x ^ y ^ Cin;  
assign Cout = (x & y) | (x & Cin) | (y & Cin);  
endmodule
```



2. Four-bit adder/ subtractor

```
module fulladd (Cin, x, y, s, Cout);  
input Cin, x, y;  
output s, Cout;  
assign s = x ^ y ^ Cin;  
assign Cout = (x & y) | (x & Cin) | (y & Cin);  
endmodule
```

```

module adder4(Cin,X,Y,S,Cout);

input Cin;

input [3:0]X,Y;

output [3:0]S;

output Cout;

wire [3:1]C;

fulladd stage0(Cin,X[0],Y[0]^Cin,S[0],C[1]);


fulladd stage1(C[1],X[1],Y[1]^Cin,S[1],C[2]);



fulladd stage2(C[2],X[2],Y[2]^Cin,S[2],C[3]);


fulladd stage3(C[3],X[3],Y[3]^Cin,S[3],Cout);

endmodule

```







3. Single-digit BCD adder using a four-bit adder(s).

```

module fulladd (Cin, x, y, s, Cout);
input Cin, x, y;
output s, Cout;
assign s = x ^ y ^ Cin;
assign Cout = (x & y) | (x & Cin) | (y & Cin);
endmodule

```

```

module adder4(Cin,X,Y,S,Cout);
input Cin;
input [3:0]X,Y;
output [3:0]S;

```

```

output Cout;
wire [3:1]C;
fulladd stage0(Cin,X[0],Y[0]^Cin,S[0],C[1]);
fulladd stage1(C[1],X[1],Y[1]^Cin,S[1],C[2]);
fulladd stage2(C[2],X[2],Y[2]^Cin,S[2],C[3]);
fulladd stage3(C[3],X[3],Y[3]^Cin,S[3],Cout);
endmodule

```

```

module bcdadder(Cin,X,Y,S,Cout);
input Cin;
input [3:0]X,Y;
output [3:0]S;
output Cout;
wire m,a,b,c;
wire [3:0]Z;
adder4 stage0(Cin,X,Y,Z,m);
assign a=Z[3]&Z[1];
assign b=Z[3]&Z[2];
assign Cout=a | b | m;
adder4 stage1(Cin,{1'b0,Cout,Cout,1'b0},Z,S,c);
endmodule

```

