




Sujith Alwyn Castelino

introduction

- Analog information can take any values b/w the range.
- Digital information takes discrete values. (either 0 or 1 - binary)

→ TRUTH TABLE:

- depicts outputs for all possible input combinations.





INPUTS		
A	B	C
0	0	0
0	1	0
1	0	0
1	1	1

INPUTS		
A	B	C
0	0	0
0	1	1
1	0	1
1	1	1

INPUT	OUTPUT
A	C
0	1
1	0

→ TIMING DIAGRAM:




→ BOOLEAN FUNCTION:

eg: $F(x, y, z) = x + yz$

2^3 inputs = 8


2^2	2^1	2^0	least significant
x	y	z	Output
0	0	0	0
1	0	0	0
2	0	1	0
3	0	1	1
.	.	.	.




2	0	1	0	0
3	0	1	1	1
4	1	0	0	1
5	1	0	1	1
6	1	1	0	1
7	1	1	1	1

eg: find Boolean fnctn. and truth table.

x	y	z	Output
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1



eg: $F = (A+B)(C+D)(A'+B+D)$



→ BOOLEAN THEOREM:

Table 2.1
Postulates and Theorems of Boolean Algebra

Postulate 2	(a) $x + 0 = x$	(b) $x \cdot 1 = x$
Postulate 5	(a) $x + x' = 1$	(b) $x \cdot x' = 0$
Theorem 1	(a) $x + x = x$	(b) $x \cdot x = x$
Theorem 2	(a) $x + 1 = 1$	(b) $x \cdot 0 = 0$
Theorem 3, involution	$(x')' = x$	
Postulate 3, commutative	(a) $x + y = y + x$	(b) $xy = yx$
Theorem 4, associative	(a) $x + (y + z) = (x + y) + z$	(b) $x(yz) = (xy)z$
Postulate 4, distributive	(a) $x(y + z) = xy + xz$	(b) $x + yz = (x + y)(x + z)$
Theorem 5, DeMorgan	(a) $(x + y)' = x'y'$	(b) $(xy)' = x' + y'$
Theorem 6, absorption	(a) $x + xy = x$	(b) $x(x + y) = x$

eg: (i) $X(X' + Y) = XY$

(ii) $X + X'Y = (X + X')(X + Y) = X + Y$


(iii) $X' + XY = X' + Y$

(iv) $(X + Y)(X + Y') = XX + XY' + YX + YY'$
 $= XX + X = X(1 + X) = X$

$$\text{iv) } (X+Y)(X+Y') = XX + XY' + YX + YY' \\ = XX + X = X(1+X) = X$$

eg: $A'B(D'+C'D) + B(A+A'CD)$
 $= \overline{A}B\overline{D} + \overline{A}B\overline{C}D + AB + \overline{A}BCD$
 $= \overline{A}B\overline{D} + \overline{A}BD + AB = \overline{A}B + AB = B$

→ UNIVERSAL GATES:




A	B	Z = $\overline{A} \cdot \overline{B}$
0	0	1
0	1	1
1	0	1
1	1	0

A	B	Z = $\overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0

eg: OR using NAND gates:

$$Y = \overline{A \cdot B} = \overline{\overline{A} + \overline{B}} = \overline{\overline{A} \cdot \overline{B}} = A + B$$



eg: OR using NOR gates:

$$Y = \overline{A+B}$$

$$A+B = \overline{\overline{A} \cdot \overline{B}}$$

eg: AND using NOR gates:

$$Y = \overline{A \cdot B} = \overline{\overline{A} + \overline{B}}$$

eg:

(i) Truth table

A	B	C	F
0	0	0	0
1	0	0	0
2	0	1	1
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

$$\sum F(2,3,5,7) = \bar{A}B + AC$$

(ii) Drawing the circuit

eg:

(i) Truth table


A ₁	A ₀	Y ₃	Y ₂	Y ₁	Y ₀	Y ₃ = A ₁ .A ₀ = $\sum m(3)$
0	0	0	0	0	0	Y ₂ = A ₁ . \bar{A}_0 = $\sum m(2)$
0	1	0	0	0	1	Y ₁ = 0
1	0	0	1	0	0	Y ₀ = $\bar{A}_1 A_0 + A_1 A_0 = \sum m(1,3)$
1	1	1	0	0	1	= A ₀


(ii) Draw the circuit.

eg: $F(A_1, B, C, D) = AB + CD$ using only NAND gates

$$\bar{F} = \overline{\overline{AB} + \overline{CD}} = \overline{\overline{AB}} \cdot \overline{\overline{CD}}$$

$$\bar{F} = \overline{\overline{AB}} \cdot \overline{\overline{CD}} = F$$





eg: $F(m_1, y, z) = mz + y'z + m'yz$ using only NAND gates.

minterm & maxterm

→ MINTERMS AND MAXTERMS:

eg: Consider a 3-variable Boolean fnctn. $F(a, b, c)$.

	Inputs A B C	(product term) Minterms	Decimal notations (minterms)	Maxterms	Decimal notations (maxterms)
0	0 0 0	$\bar{A} \bar{B} \bar{C}$	m_0	$A + B + C$	M_0
1	0 0 1	$\bar{A} \bar{B} C$	m_1	$A + B + \bar{C}$	M_1
2	0 1 0	$\bar{A} B \bar{C}$	m_2	$A + \bar{B} + C$	M_2
3	0 1 1	$\bar{A} B C$	m_3	$A + \bar{B} + \bar{C}$	M_3
4	1 0 0	$A \bar{B} \bar{C}$	m_4	$\bar{A} + B + C$	M_4
5	1 0 1	$A \bar{B} C$	m_5	$A + \bar{B} + C$	M_5
6	1 1 0	$A B \bar{C}$	m_6	$\bar{A} + \bar{B} + C$	M_6
7	1 1 1	$A B C$	m_7	$\bar{A} + \bar{B} + \bar{C}$	M_7

eg: $f(m, y, z) \rightarrow$ truth table given

(i) Sum of minterms.

$$\begin{aligned}
 f(m, y, z) &= \underline{\bar{m}} \bar{y} \bar{z} + \underline{\bar{m}} \bar{y} z + \bar{m} \bar{y} z + \underline{\bar{m}} y \bar{z} + \underline{\bar{m}} y z + m \bar{y} \bar{z} \\
 &= m_0 + m_1 + m_4 + m_5 + m_6 \\
 &= \sum_m (0, 1, 4, 5, 6) \rightarrow \text{canonical form}
 \end{aligned}$$

$$= \bar{y} + m \bar{y} \bar{z} = \bar{y} + \bar{x} \bar{z} \rightarrow \text{standard form.}$$

(ii) Product of maxterms

$$\begin{aligned}
 &= (m + \bar{y} + z) \cdot (m + \bar{y} + \bar{z}) \cdot (\bar{m} + \bar{y} + \bar{z}) \\
 &= M_2 \cdot M_3 \cdot M_7 = \prod M(2, 3, 7) \\
 &= (x + \bar{y})(\bar{y} + \bar{z})
 \end{aligned}$$

→ RELATIONSHIP B/W SOM & POM:

→ RELATIONSHIP B/W SOM & POM:

$$F'(x,y,z) = \sum_m (2,3,7) = m_2 + m_3 + m_7$$

Taking complement on both sides and applying De Morgan's theorem,

$$F(x,y,z) = (m_2 + m_3 + m_7)' = m_2' \cdot m_3' \cdot m_7'$$

$$= (x'y'z')' (x'y'z)' (x'yz)' = (x+y'+z) \cdot (x+y'+z') \cdot (x'+y'+z')$$

$$= M_2 \cdot M_3 \cdot M_7$$

$$= \prod (2,3,7)$$

$$M_j' = M_j$$

→ TWO METHODS:

① Identify the missing term and include them in the expression using the postulates:

$$m+0, m \cdot 1=1, m+m'=1, m \cdot m'=0$$

eg: $F(a,b,c) = ab' + c$ using method 1.

$$= a\bar{b} \cdot 1 + c' \cdot 1$$

$$= a\bar{b} (c+c') + \bar{c} (a+\bar{a})$$

$$= a\bar{b}c + a\bar{b}c' + a\bar{c} + \bar{a}\bar{c}$$

$$= a\bar{b}c + a\bar{b}c' + a\bar{c}(b+\bar{b}) + \bar{a}\bar{c}(b+\bar{b})$$

$$= a\bar{b}c + a\bar{b}\bar{c} + ab\bar{c} + \underline{a\bar{b}\bar{c}} + \bar{a}b\bar{c} + \bar{a}\bar{b}\bar{c}$$

$$= m_0, m_5, m_4, m_6, m_2$$

② Write truth table from given expression and then write sum of midterms and product of maxterms

eg: $F(a,b,c) = ab' + c'$ using method 2.

abc	f
0 0 0	1
0 0 1	0
0 1 0	1
0 1 1	0
1 0 0	1
1 0 1	1
1 1 0	

$$f(a,b,c) = \sum m(0,1,2,4,5,6)$$

$$= \prod M(1,3,7)$$

1	0	1	
1	1	0	
1	1	1	0

- Steps to solve:

- Truth table
- $F = \sum m()$ or $\prod M()$
- Simplified expression for F_2
- Draw the circuit


eg: Design a combinational circuit that takes 3-bit input & generates an output high whenever the input is a prime no.

- Truth table

	A	B	C	F
0	0	0	0	0
1	0	0	1	0
2	0	1	0	1
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	0
7	0	1	0	1

$$\sum f(2, 3, 5, 7) = \bar{A}B + AC$$

- Drawing the circuit



eg: Design a combinational circuit that takes 2-bit inputs and outputs the square of the input.

- Truth table


A ₁	A ₀	Y ₃	Y ₂	Y ₁	Y ₀
0	0	0	0	0	0

$$Y_3 = A_1 \cdot A_0 = \sum m(3)$$

$$Y_2 = A_1 \cdot \bar{A}_0 = \sum m(2)$$

A_1	A_0	Y_3	Y_2	Y_1	Y_0	$Y_3 = A_1 \cdot A_0 = \sum m(3)$
0	0	0	0	0	0	$Y_2 = A_1 \cdot \bar{A}_0 = \sum m(2)$
0	1	0	0	0	1	$Y_1 = 0$
1	0	0	1	0	0	$Y_0 = \bar{A}_1 A_0 + A_1 \bar{A}_0 = \sum m(1, 3)$
1	1	1	0	0	1	$= A_0$

(ii) Draw the circuit.




→ DRAWING CKT. USING ONLY UNIVERSAL GATES:

eg: $F(A_1, B_1, C_1, D_1) = AB + CD$ using only NAND gates.


$$\bar{F} = \overline{\overline{AB} + \overline{CD}} = \overline{\overline{AB} \cdot \overline{CD}}$$

$$\bar{F} = \overline{\overline{AB} \cdot \overline{CD}} = F$$



eg: $F(m_1, y_1, z) = m_2 + y'_1 z + m' y z$ using only NAND gates.

$$= m_2 + z(y' + m'y) = m_2 + \bar{y}z + \bar{m}z = z$$




eg: $F(m_1, y_1, z) = \bar{m}_2 + my$ using only NAND gates

$$\bar{F} = \overline{\bar{m}_2 \cdot \overline{my}}$$

$$\bar{F} = \overline{\bar{m}_2 \cdot \overline{my}} = F$$






eg: $F(a,b,c) = a + bc$ using only NAND gates.

$$\bar{F} = \bar{a} \cdot \bar{b} \cdot \bar{c}$$


$$\bar{F} = \bar{a} \cdot \bar{b} \cdot \bar{c}$$




eg: $F(x,y,z) = (x+y)(y+z)$ using only NOR gates.

$$\bar{F} = \overline{x+y} + \overline{y+z}$$


$$= \overline{(x+y)} + \overline{(y+z)}$$




eg: $F(a,b,c,d) = (a+b')(c'+d') = \overline{\overline{a+b'} + \overline{c'+d'}}$




eg: $F(x,y,z) = \bar{m} \cdot (\bar{y} + \bar{z}) = \overline{\bar{m}} + \overline{\bar{y} + \bar{z}}$





$$y: f(a, b, c, d) = a \cdot b (c + d) = \overline{\overline{a} + \overline{b} + (\overline{c} + \overline{d})}$$



Karnaugh map

Tuesday, 28 September 2021 10:36 AM


Karnaugh-map

→ K-MAP:

- Pictorial form of truth table.
- Graphical tool to simplify a logical exprn. by forming groups of cells.
- Why simplification? To reduce cost.

2 variable K-Map


A	B	SOP	POS
0	0	$\bar{A} \cdot \bar{B}$	$A + B$
0	1	$\bar{A} \cdot B$	$A + \bar{B}$
1	0	$A \cdot \bar{B}$	$\bar{A} + B$
1	1	$A \cdot B$	$\bar{A} + \bar{B}$



eg: Solve using K-map.


A	B	F
0	0	1
0	1	1
1	0	0
1	1	0

$$F(A, B) . \quad \begin{aligned} \text{SOP} &= \sum_{i=1}^4 (0,1,1,3) = \bar{A}\bar{B} + \bar{A}B + A\bar{B} \\ \text{POS} &= \prod_{M=1}^4 (2,3) = (\bar{A}+B)(\bar{A}+\bar{B}) \end{aligned}$$



eg: Solve using K-map.

A	B	F
0	0	1
0	1	1
1	0	0



Explanation:

$$\begin{aligned} F &= \bar{A}\bar{B} + \bar{A}B + AB \\ &= \bar{A}\bar{B} + \bar{A}B + \bar{A}B + AB \\ &= \bar{A}(\bar{B} + B) + (\bar{A} + A)B \end{aligned}$$

0	1	1	A	1	0	1	= $\bar{A}\bar{B} + \bar{A}B + A\bar{B} + AB$
1	0	0	F	= $\bar{A}\bar{B} + \bar{A}B + AB$	= $\bar{A}(\bar{B} + B) + (\bar{A} + A)B$		
1	1	0		= $\bar{A} + B$			= $\bar{A} + B$

eg: Solve using K-map.

A	B	F	A	B	0	1	A	B	0	1
0	0	1	\bar{A} 0	1	1	1	\bar{A} 0	1	1	1
0	1	1	A 1	1	1	1	A 0	1	1	1
1	0	1					\bar{A} 1	1	1	1
1	1	1								

$F = 1$ $F = 1$

3 variable K-map.

A	B	C	SOP	POS
0	0	0	$\bar{A}\bar{B}\bar{C}$	$A + B + C$
0	0	1	$\bar{A}\bar{B}C$	$A + B + \bar{C}$
0	1	0	$\bar{A}B\bar{C}$	$A + \bar{B} + C$
0	1	1	$\bar{A}BC$	$A + \bar{B} + \bar{C}$
1	0	0	$A\bar{B}\bar{C}$	$\bar{A} + B + C$
1	0	1	$A\bar{B}C$	$\bar{A} + B + \bar{C}$
1	1	0	$AB\bar{C}$	$\bar{A} + \bar{B} + C$
1	1	1	ABC	$\bar{A} + \bar{B} + \bar{C}$

A BC		$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
		00	01	11	10
\bar{A} 0	m_0	m_1	m_3	m_2	m_4
A 1	$\bar{A}\bar{B}\bar{C}$	$\bar{A}\bar{B}C$	$\bar{A}BC$	ABC	$AB\bar{C}$

A BC		$B + C$	$B + \bar{C}$	$\bar{B} + \bar{C}$	$\bar{B} + C$
		00	01	11	10
\bar{A} 0	m_0	m_1	m_3	m_2	m_4
A 1	$A + B + C$	$A + B + \bar{C}$	$A + \bar{B} + \bar{C}$	$A + \bar{B} + C$	$\bar{A} + \bar{B} + C$

eg: Solve using K-map.

$$F = \bar{A}C + \bar{A}B + A\bar{B}C + BC$$


$$F(A, B, C) = \bar{A}(\bar{B} + B)C + \bar{A}B(\bar{C} + C) + A\bar{B}C + (A + \bar{A})BC \\ = \bar{A}\bar{B}C + \bar{A}BC + \bar{A}\bar{B}\bar{C} + \bar{A}BC + A\bar{B}C + ABC + \bar{A}BC$$

$$F = \sum_m (1, 2, 3, 5, 7) \text{ SOP} \quad \bar{F} \Rightarrow \text{SOP} = \sum_m (0, 4, 6)$$


$$F = \Pi(0, 4, 6)$$

A BC		$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
		00	01	11	10
\bar{A} 0	m_0	m_1	m_3	m_2	
A 1	0	1	1	1	


$F = C + \bar{A}B$



eg: $F(m_1, y, z) = \sum(3, 4, 6, 7)$




eg: $F(m_1, y, z) = \sum(0, 2, 4, 5, 6)$



$$F = \overline{Z} + XY \\ = SOP$$

$$POS = (n+y+\bar{z})(n+\bar{y}+\bar{z}) \\ = (n+\bar{z})(\bar{y}+\bar{z})$$

eg: $F(u_1, y, z) = \prod(0, 2, 5, 7)$




$$F = (X+Z)(\bar{X} + \bar{Z}) \\ F = \bar{X}Z + X\bar{Z}$$

4 variable K-map $2^4 = 16$ combinations

		$\bar{C}D$	$\bar{C}\bar{D}$	CD	$C\bar{D}$	
		00	01	11	10	
		$\bar{A}\bar{B}$	m_0	m_1	m_3	m_2
$\bar{A}B$	00	$\bar{ABC}\bar{D}$	$\bar{ABC}D$	$\bar{AB}CD$	$\bar{AB}C\bar{D}$	

$\bar{A}B\ 00$	$\bar{A}\bar{B}\bar{C}\bar{D}$	$\bar{A}\bar{B}\bar{C}D$	$\bar{A}\bar{B}CD$	$\bar{A}\bar{B}C\bar{D}$
$\bar{A}B\ 01$	$\bar{A}\bar{B}\bar{C}\bar{D}$	$\bar{A}\bar{B}\bar{C}D$	$\bar{A}\bar{B}CD$	$\bar{A}\bar{B}C\bar{D}$
$A\ B\ 11$	$A\bar{B}\bar{C}\bar{D}$	$A\bar{B}\bar{C}D$	$A\bar{B}CD$	$A\bar{B}C\bar{D}$
$A\bar{B}\ 10$	$A\bar{B}\bar{C}\bar{D}$	$A\bar{B}\bar{C}D$	$A\bar{B}CD$	$A\bar{B}C\bar{D}$


eg: $F(A, B, C, D) = \sum_m (1, 5, 6, 7, 8, 9, 10, 14) = \prod_m (0, 2, 3, 4, 11, 12, 13, 15)$



$$F = \bar{A}\bar{C}D + \bar{A}BC + A\bar{C}\bar{D} + A\bar{B}\bar{C}$$

$$F = (A + C + D)(\bar{A} + \bar{B} + C)(\bar{A} + \bar{B} + C)(\bar{A} + \bar{C} + \bar{D})$$

eg: $F(A, B, C, D) = \sum(0, 1, 2, 4, 5, 6, 8, 9, 10, 12, 13)$



SOP:

$$F = \bar{C} + \bar{B}\bar{D} + A\bar{D}$$

POS:

$$F = (\bar{C} + \bar{D})(\bar{A} + \bar{B} + \bar{C})$$

eg: $F(A, B, C, D) = \sum_m (0, 2, 3, 4, 8, 9, 10, 14) = \sum_s (1, 5, 6, 7, 11, 12, 13, 15)$

$AB \backslash CD$	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

SOP:

$$F = \bar{A}\bar{C}D + \bar{A}\bar{B}C + A\bar{C}D + A\bar{B}\bar{C}$$

POS:

$$F = (A+C+D)(A+B+\bar{C})(\bar{A}+B+C)(\bar{A}+\bar{C}+D) + (5, 7, 13, 15)$$

redundant

eg: $F(A, B, C, D) = \bar{C}(\bar{A}\bar{B}\bar{D} + D) + A\bar{B}C + \bar{D} = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{C}D + A\bar{B}C + \bar{D}$

$AB \backslash CD$	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	3	2
$\bar{A}B$	4	5	7	6
$A\bar{B}$	12	13	15	14
AB	8	9	11	10

POS:

$$F = (A + \bar{C} + \bar{D})(\bar{B} + \bar{C} + \bar{D})$$

eg: $F(A, B, C, D) = D(\bar{A}+B) + \bar{B}(C+AD)$
 $= \bar{A}D + BD + \bar{B}C + AD\bar{B}$

$AB \backslash CD$	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	3	2
$\bar{A}B$	4	5	7	6
$A\bar{B}$	12	13	15	14
AB	8	9	11	10

$$\bar{C}D = (\bar{A}+A)(\bar{B}+B)\bar{C}D$$

$$= \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}C\bar{D} + AB\bar{C}D + A\bar{B}\bar{C}D$$

$$= m_1 + m_5 + m_4 + m_{13}$$

$$\bar{D} = (A+A)(B+B)(C+C)\bar{D}$$

$$= ABC\bar{D} + A\bar{B}C\bar{D} + A\bar{B}C\bar{D} + A\bar{B}\bar{C}\bar{D}$$

$$+ \bar{A}BC\bar{D} + \bar{A}B\bar{C}\bar{D} + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D}$$

$$= m_4 + m_{13} + m_{10} + m_8 + m_7 + m_6 +$$

$$m_2 + m_0$$

$$A\bar{B}C = A\bar{B}C(D + \bar{D}) = A\bar{B}CD + A\bar{B}C\bar{D}$$

$$= m_{11} + m_{10}$$

POS:

$$\bar{A}BCD + \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}CD + A\bar{B}\bar{C}D + A\bar{B}CD + ABC\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}D$$

$\bar{A}\bar{B}$	0	1	1	2
$\bar{A}B$	0	1	1	0
AB	0	1	1	0
$A\bar{B}$	0	1	1	1

$$\begin{aligned}
 & \overline{ABCD} + \overline{ABC}\bar{D} + \overline{A}\overline{B}CD + A\overline{B}\overline{C}D + \\
 & ABCD + A\overline{BC}\bar{D} + \overline{AB}\overline{C}D + \overline{A}\overline{B}CD \\
 & ABCD + \overline{ABC}\bar{D} + \overline{ABC}\overline{D} + A\overline{BC}\bar{D} \\
 & A\overline{BC}\bar{D} + A\overline{B}\overline{C}D \\
 = & \sum_m (1, 2, 3, 5, 7, 9, 10, 11, 13, 15) \\
 = & \prod_m (0, 4, 6, 8, 12, 14)
 \end{aligned}$$

POS:

$$F = (C + D)(\bar{B} + D)$$

→ DON'T CARE CONDTN:

eg: $F(A, B, C) = \sum_m (1, 3, 5, 7) + \sum_d (0, 2)$

	BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
A	00	01	11	10	
\bar{A}	0	\emptyset	1	1	\emptyset
A	1	0	1	1	0

Hatched cells represent don't care conditions.

SOP:

$$F = C$$

POS:

$$F = C$$

eg: $F(W, X, Y, Z) = \sum_m (1, 3, 7, 11, 15) + \sum_d (0, 2, 5)$

	YZ	00	01	11	10
WX	\emptyset	00	01	11	10
00	d	1	1	d	
01	0	d	1	0	
11	0	0	1	0	
10	0	0	1	0	

SOP:


$$F = \bar{W}\bar{X} + YZ$$

POS:

$$F = (\bar{W} + \bar{Y})(\bar{W} + Z)(\bar{W} + Z)(\bar{X} + Z)$$


After clubbing don't cares:

$$F = Z \quad (\bar{W} + Y)$$



$$\text{eg: } F(W, X, Y, Z) = \sum_m (0, 1, 3, 5, 8, 9, 14) \cdot \prod_D (2, 6, 10)$$

$$= \sum_m (4, 7, 11, 12, 13, 15) + \sum_d (2, 6, 10)$$



SOP:


$$X\bar{Y}\bar{Z} + WX\bar{Y} + XYZ + WYZ$$

POS:

$$(W+X)(\bar{Y}+Z)(X+Y)(W+Y+\bar{Z})$$

$$\text{eg: } F(W, X, Y, Z) = \sum_m (14, 5, 7, 9, 10, 11) + \prod_D (14, 15)$$

$$= \prod_m (0, 2, 3, 6, 8, 12, 13) \cdot \prod_D (14, 15)$$



SOP:

$$F = \bar{X}\bar{Y}Z + WY + \bar{W}X\bar{Y} + \bar{W}XZ$$

POS:

$$F = WXY + XYZ + W\bar{Y}Z + \bar{W}\bar{X}$$

eg: Design a combinational circuit to check for even parity of 4 bits. A logic 'I' output is reqd. when the 4 bits constitute an even parity.

J. Design a combinational circuit to check the even parity of 4 bits.

A logic 'I' output is reqd. when the 4 bits constitute an even parity.

	W	X	Y	Z	F
W	0	0	0	0	0
X	0	0	0	1	0
Y	0	0	1	0	0
Z	0	0	1	1	1
W	0	0	1	0	0
X	0	0	1	1	1
Y	0	1	0	0	0
Z	0	1	0	1	1
W	0	1	0	0	0
X	0	1	0	1	1
Y	0	1	1	1	0
Z	1	0	0	0	0
W	1	0	0	1	1
X	1	0	1	0	1
Y	1	0	1	1	0
Z	1	1	0	0	1
W	1	1	0	1	0
X	1	1	1	0	0
Y	1	1	1	1	1

For even no. of 1's
 Yes $\rightarrow 1$
 No $\rightarrow 0$

$$\begin{aligned}
 4 \text{ bit} &= \overline{W} \overline{X} \overline{Y} \overline{Z} + W \overline{X} \overline{Y} Z + \overline{W} X \overline{Y} \overline{Z} \\
 &\quad + W X Y Z + W X \overline{Y} \overline{Z} + \overline{W} X \overline{Y} Z \\
 &\quad + W \overline{X} \overline{Y} Z + W \overline{X} Y Z \\
 &= \overline{W} \overline{X} (\overline{Y} \overline{Z} + Y Z) + \overline{W} X (\overline{Y} \overline{Z} + Y \overline{Z}) + W X (\overline{Y} \overline{Z} + Y Z) + W \overline{X} (\overline{Y} Z + Y \overline{Z}) \\
 &= \overline{W} \overline{X} (Y \oplus Z) + W X (Y \oplus Z) + \overline{W} X (Y + Z) + W \overline{X} (Y + Z) \\
 &= (W \oplus X)(Y \oplus Z) + (W \oplus X)(Y \oplus Z) - W \oplus X \oplus Y \oplus Z
 \end{aligned}$$

W	X	Y	Z	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

node converters

eg: Design a combinational circuit with 4-input lines that represent a decimal digit in BCD and 4-output lines that generates 2's complement of input digit.

Decimal digit	8 4 2 1	2's complement
	A B C D	$y_3 \ y_2 \ y_1 \ y_0$
0	0 0 0 0	0 0 0 0
1	0 0 0 1	1 1 1 1
2	0 0 1 0	1 1 1 0
3	0 0 1 1	1 1 0 1
4	0 1 0 0	1 1 0 0
5	0 1 0 1	1 0 1 1
6	0 1 1 0	1 0 1 0
7	0 1 1 1	1 0 0 1
8	1 0 0 0	1 0 0 0
9	1 0 0 1	0 1 1 1

Sign bit = 0 = (+) ve

1 = (-) ve


4 bit i/p = $2^4 = 16$ input combinations

$$Y_3 = \sum_m^4 (1, 2, 3, 4, 5, 6, 7, 8) + d (10, 11, 12, 13, 14, 15)$$

$$Y_2 = \sum_m^4 (1, 2, 3, 4, 9) + d (10, 11, 12, 13, 14, 15)$$

$$Y_1 = \sum_m^4 (1, 2, 5, 6, 9) + d (10, 11, 12, 13, 14, 15)$$

$$Y_0 = \sum_m^4 (1, 3, 5, 7, 9) + d (10, 11, 12, 13, 14, 15)$$




$$Y_3 = B + C + \bar{A}D + \bar{A}\bar{D}$$

$$Y_2 = B\bar{C}\bar{D} + \bar{B}D + \bar{B}C$$

$$Y_1 = \bar{C}D + C\bar{D} = C \oplus D$$

$$Y_0 = D$$

A B C D



→ CODE CONVERTERS:

- Converts coded information in one form to a different coding form.
- Coded representation for 10 decimal symbols → binary coded decimal
- Min. 4-bits reqd. to represent decimal symbol.
- Only 10 combinations are used to represent 10 decimal symbols and remaining 6 will be don't cares.

Decimal	Binary	BCD (binary representation of each digit)
0	0000	0000
...
9	1001	1001
10	1101	0001 0000
11	1100	0001 0001
12	1101	0001 0010

Decimal digit	8421 (BCD)	Excess 3	84-2-1	2421	Gray code
0	0000	0011	0000	0000	0000
1	0001	0100	0111	0001	0001
2	0010	0101	0110	0010	0011
3	0011	0110	0101	0011	0010
4	0100	0111	0100	0100	0110
5	0101	1000	1011	1011	0111
6	0110	1001	1010	1100	0101
7	0110	1010	1001	0111	0100
8	1000	1011	1000	1110	1100
9	1100	1100	1111	1111	1101
don't cares	1010, 1011, 1100, 1101, 1110, 1111	0000, 0001, 0010, 1101, 1110, 1111	0001, 0010, 0011, 1100, 1101, 1111	1000, 1001 1010, 0101, 0110, 0111	1110, 1111 1010, 1000, 1011, 1001

by changing
only 1 digit
starting from
LSB.

→ COMPLEMENTS:

→ COMPLEMENTS:

- (R-1)'s complement: $(R^n - 1) - N$

R → base


N → no. whose complement is to be taken.

n → no. of digits/bits in the number N.

- R's complement: $R^n - N$

eg: 3-bit binary to gray code converter.


3-bit binary			Gray code		
B ₂	B ₁	B ₀	G ₂	G ₁	G ₀
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	1
0	1	1	0	1	0
1	0	0	1	1	0
1	0	1	1	1	1
1	1	0	1	0	1
1	1	1	1	0	0



$$(b) G_2 = \sum m(4, 5, 6, 7)$$

$$G_1 = \sum m(2, 3, 4, 5)$$

$$G_0 = \sum m(1, 2, 5, 6)$$



eg: Design a code converter to convert a decimal digit represented in 8421 code to a decimal digit represented in Excess code 3.

Decimal digit	8421 A B C D	Excess 3 code E3 E2 E1 E0
0	0000	0011
1	0001	0100

$$E_3 = \sum m(5, 6, 7, 8, 9) + d(10, 11, 12, 13, 14, 15)$$

$$E_2 = \sum m(1, 2, 3, 4, 9) + d(10, 11, 12, 13, 14, 15)$$

digit	A B C D	E3 E2 E1 E0
0	0000	0011
1	0001	0100
2	0010	0101
3	0011	0110
4	0100	0111
5	0101	1000
6	0110	1001
7	0111	1010
8	1000	1011
9	1001	1100
Don't cares	1010, 1011, 1100, 1101, 1110, 1111	-----

10/0/2021

$$E_3 = \sum m(5, 6, 7, 8, 9) + \bar{m}(10, 11, 12, 13, 14, 15)$$

$$E_2 = \sum m(1, 2, 3, 4, 9) + \bar{m}(10, 11, 12, 13, 14, 15)$$

$$E_1 = \sum m(0, 3, 4, 7, 8) + \bar{m}(10, 11, 12, 13, 14, 15)$$

$$E_0 = \bar{D}$$
 (from truth table)

E3 :		00	01	11	10
00					
01		1	1	1	
11	d	d	d	d	
10	1	1	d	d	


$$E_3 = A + BC + BD$$

E2 :		00	01	11	10
00		1	1	1	
01	1				
11	d	d	d	d	
10	1	d	d	d	

$$E_2 = \bar{B}C + \bar{B}D + B\bar{C}\bar{D}$$

E1 :		00	01	11	10
00	1		1		
01	1		1		
11	d	d	d	d	
10	1	d	d	d	

$$E_1 = \bar{C}\bar{D} + CD$$



$$\begin{aligned} E_3 &= \overline{A + BC + BD} = \overline{A} \cdot \overline{BC} \cdot \overline{BD} \\ \overline{E_3} &= \overline{\overline{A} \cdot \overline{BC} \cdot \overline{BD}} \end{aligned}$$

g:

$$8421 \rightarrow 8-4-2-1$$

Decimal digit	8	4	2	1	8-4-2-1	
digit	A	B	C	D		
0	0	0	0	0	0 0 0 0	0 0 0 0
1	0	0	0	1	0 1	1 1
2	0	0	1	0	0 1	1 0
3	0	0	1	1	0 1	0 1
4	0	1	0	0	0 1	0 0 0 0
5	0	1	0	1	1 0	1 1
6	0	1	1	0	1 0	1 0 1 0
7	0	1	1	1	1 0	0 1
8	1	0	0	0	1 0	0 0 0 0
9	1	0	0	1	1 1	1 1 1 1

$$Y_3 = \prod M(0, 1, 2, 3, 4) \cdot \bar{d}(10, 11, 12, 13, 14, 15)$$

$$Y_2 = \prod M(0, 5, 6, 7, 8) \cdot \bar{d}(10, 11, 12, 13, 14, 15)$$

$$Y_1 = \prod M(0, 3, 4, 7, 8) \cdot \bar{d}(10, 11, 12, 13, 14, 15)$$

8	1 0 0 0	1 0 0 0
9	1 0 0 1	1 1 1 1
Don't cares:	10, 11, 12	
	13, 14, 15	

Q: Excess-3 code \rightarrow 842-1

Decimal digit	EXCESS -3 CODE A B C D	8 4 -2 -1 Y3 Y2 Y1 Y0
0	0011	0000
1	0100	0111
2	0101	0110
3	0110	0101
4	0111	0100
5	1000	1011
6	1001	1010
7	1010	1001
8	1011	1000
9	1100	1111
Don't cares	0000, 0001, 0010, 1101, 1110, 1111	-----

Q: 84-2-1 \rightarrow 2421

Decimal digit	8 4 -2 -1 A B C D	2421 Y3 Y2 Y1 Y0
0	0000	0000
1	0111	0001
2	0110	0010
3	0101	0011
4	0100	0100
5	1011	1011
6	1010	1100
7	1001	1101
8	1000	1110
9	1111	1111
Don't cares	0001, 0010, 0011, 1100, 1101, 1110	-----

$$Y_3 = \sum m(8, 9, 10, 11, 15) + d(1, 2, 3, 12, 13, 14) = A$$

$$Y_2 = \sum m(4, 8, 9, 10, 15) + d(1, 2, 3, 12, 13, 14) = B$$

$$Y_1 = \sum m(5, 6, 8, 11, 15) + d(1, 2, 3, 12, 13, 14) = C$$


$$Y_0 = D$$


00	00	01	11	10
00	(0)	d	d	d
01	1	(0)	0	0
11	d	d	1	d
10	1	1	(0)	1

00	00	01	11	10
00	(0)	d	(d)	d
01	0	1	(0)	1
11	(d)	(d)	1	(d)
10	(1)	(0)	1	(0)

$$Y_2 = (A+B)(A+C)(A+D)(B+C+D)$$

$$Y_1 = (A+B)(\bar{A}+C+D)(\bar{A}+C+\bar{D})(A+\bar{C}+\bar{D})$$





Q: $2421 \rightarrow \text{gray code}$

Decimal digit	2	4	2	1	Gray codes
	A	B	C	D	$G_3\ G_2\ G_1\ G_0$
0	0	0	0	0	0000
1	0	0	0	1	0001
2	0	0	1	0	0011
3	0	0	1	1	0010
4	0	1	0	0	0110
5	1	0	1	1	0111
6	1	1	0	0	0101
7	1	1	1	0	0100
8	1	1	1	0	1100
9	1	1	1	1	1101
Don't cares					0101, 0110, 0111
					1000, 1001, 1010

$$G_3 = \sum m(14, 15) + d(5, 6, 7, 8, 9, 10)$$

$$G_2 = \sum m(4, 11, 12, 13, 14, 15) + d(5, 6, 7, 8, 9, 10)$$

$$G_1 = \sum m(2, 3, 4, 11) + d(5, 6, 7, 8, 9, 10)$$

$$G_0 = \sum m(1, 2, 11, 12, 15) + d(5, 6, 7, 8, 9, 10)$$

Q: Design a combinational circuit that multiplies by '5'

Adders and subtractors

→ ADDER:

$$\begin{array}{r}
 1 \ 1 \ 0 \\
 1 \ 0 \ 1 \ 0 + \\
 0 \ 1 \ 1 \ 1 \\
 \hline
 10 \ 0 \ 0 \ 1
 \end{array}$$

↓
Final carry



→ HALF ADDER: (HA)

- Adds 2, 1-bit numbers A and B, generated two outputs sum (s) and carry (c).



A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\begin{aligned}
 \text{Sum} &= \sum_m 1, 2 = \prod_m 0, 3 \\
 \text{Cout} &= \sum_m 3 = \prod_m 0, 1, 2
 \end{aligned}$$



→ FULL ADDER:



A	B	C	S
0	0	0	0 0
0	0	1	0 1
0	1	0	0 1
0	1	1	1 0
1	0	0	0 1
1	0	1	1 0
1	1	0	1 0
1	1	1	1 1

$$\text{Carry} = \sum_m 3, 5, 6, 7 = \prod_m 0, 1, 2, 4$$

$$\text{Sum} = \sum_m 1, 2, 4, 7 = \prod_m 0, 3, 5, 6$$

Sum → BC 00 01 11 10

0	0	0	0
1	0	0	1

$$\begin{aligned}\text{Sum} &= \bar{A}\bar{B}C + \bar{A}BC + A\bar{B}C + ABC \\ &= \bar{A}(B \oplus C) + A(\bar{B}C + BC) \\ &= A \oplus B \oplus C\end{aligned}$$

Carry → BC 00 01 11 10


0	0	1	0	0
1	0	0	1	1

$$\text{Carry} = AB + BC + AC$$

- Full adder circuit XOR operations :

$$\text{Sum} = A \oplus B \oplus C$$

$$\text{Carry} = AB + AC + BC$$




- Full adder circuit using 2 HAs & one external gate:

Half adder:



$$S = A \oplus B$$


$$C = A \cdot B$$




→ 4-BIT PARALLEL ADDER:

- Consider addition of 2, 4-bit numbers: $(A_3 A_2 A_1 A_0)$ and $(B_3 B_2 B_1 B_0)$





- Also called Carry Propagation Adder (CPA)



- 16 pin dual line-in package
- Top side → notch
- Groove → Pin Numbering starts.
- Vcc → pin 5 , Ground → Pin 12.


→ HALF SUBTRACTOR:

		Difference	
A	B	D	B
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Diff. = $\sum_m^1 I_m = \prod_m^n 0, 3$
 Borrow = $\sum_m^1 I_m = \prod_m^n 0, 2, 3$

Diff.

 Borrow = $\bar{A}B$




→ FULL SUBTRACTOR:

- Difference (D) = X-Y-Z , Borrow(B)

X	Y	Z	D	B
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	1	1	1

$D = \sum_m^1 I_m = \prod_m^n 0, 3, 5, 6$
 $B = \sum_m^1 I_m = \prod_m^n 0, 4, 5, 6$



Assume you need to
Subtract
 $\begin{array}{r} A \\ - B \\ \hline A-B \end{array}$
 if it is subtraction
 where $A \rightarrow ? \leftarrow b_i$ bit numbers
 $B \rightarrow ? \leftarrow b_i$ bit numbers

get a borrow /

$$\begin{array}{r} 0 \\ - 0 \\ \hline 0 \end{array} \quad \begin{array}{r} 1 \\ - 0 \\ \hline 1 \end{array} \quad \begin{array}{r} 1 \\ - 0 \\ \hline 0 \end{array} \quad \begin{array}{r} 1 \\ - 1 \\ \hline 0 \end{array}$$

$D - 0$
 $B - 0$ no borrow
 $B - 1$
 $B - 0$
 $B - 0$

$$X = \begin{array}{|c|c|c|c|} \hline & & yz \\ \hline 0 & 1 & 0 & 1 \\ \hline 1 & 0 & 1 & 0 \\ \hline \end{array}$$


$$D = X \oplus Y \oplus Z$$

$$X = \begin{array}{|c|c|c|c|} \hline & & yz \\ \hline 0 & 1 & 1 & 1 \\ \hline 0 & 0 & 0 & 0 \\ \hline \end{array}$$

$$B = \overline{X}Z + \overline{X}Y + YZ$$

- FS circuit:

- (i) basic logic gates only
 - (ii) XOR and basic logic gates



- Full subtractor using 2 HS and one external gate:

HS:

Diff: $x \oplus y$


Borrow: $\bar{X}Y$

Fs:



$$\overline{D} = X \oplus Y \oplus Z$$

$$B = \bar{X}Y + \bar{X}Z + YZ$$

$$\bar{X}YZ + \bar{X}Y\bar{Z} + (\cancel{\bar{X}YZ}) + \bar{X}\bar{Y}Z + XY\bar{Z} + (\cancel{XYZ})$$



→ 4-BIT PARALLEL SUBTRACTOR:



→ COMPLEMENTS: (subtraction)

- (i) Using 2's complement:

$$\begin{array}{r}
 \text{eg: } 8 \rightarrow 1000 \rightarrow 1000 \\
 -2 \rightarrow -0010 \rightarrow 1101 \\
 \hline
 6 \qquad\qquad\qquad \left. \begin{array}{c} 2^{\text{nd}} \\ \text{complement} \end{array} \right\} \begin{array}{l} \text{1's complement + 1} \\ +1 \end{array} \\
 \hline
 10110
 \end{array}$$

$$\begin{array}{r} \underline{6} \\ \text{2's complement} \quad \begin{array}{c} +1 \\ \hline 10110 \end{array} \end{array} \quad \left. \begin{array}{l} \text{l's complement} + 1 \\ \text{Retain sum terms: diff} \rightarrow 6 \end{array} \right\}$$

↓

1 means (+ve)
0 means (-ve)

eg:

$$\begin{array}{r} 2 \rightarrow 0010 \rightarrow 0010 \\ -8 \rightarrow -1000 \rightarrow 0111 \\ \hline \underline{6} \end{array} \quad \left. \begin{array}{l} \text{2's complement} \quad \begin{array}{c} +1 \\ \hline 01010 \end{array} \\ \text{Retain sum terms: diff} \rightarrow 6 \end{array} \right\}$$

↓

0 means (-ve)

(ii) Using l's complement:

eg:

$$\begin{array}{r} 8 \rightarrow 1000 \rightarrow 1000 \rightarrow 0101 \\ -2 \rightarrow -0010 \rightarrow +1101 \\ \hline \underline{6} \end{array} \quad \left. \begin{array}{l} \text{l's complement} \quad \begin{array}{c} +1 \\ \hline 10101 \end{array} \\ \text{0110} \end{array} \right\}$$

↓(+ve)

eg:

$$\begin{array}{r} 2 \rightarrow 0010 \rightarrow 0010 \\ -8 \rightarrow -1000 \rightarrow +0111 \\ \hline \underline{-6} \end{array} \quad \left. \begin{array}{l} \text{l's complement} \quad \begin{array}{c} 01001 \\ \hline \end{array} \\ \text{(-ve)} \end{array} \right\} \rightarrow \text{answer: complement} = 0110 = -6$$

Q: Design a 4-bit adder/subtractor using FA blocks or 7843 IC and minimum external gates, i.e. if the control input bit K=0, the circuit should add the input numbers if K=1, the circuit should subtract the 2 numbers using 2's complement method.

Sol: K=0 A+B A₃A₂A₁A₀
 $\quad \quad \quad + B_3 B_2 B_1 B_0$


K=1 A-B A₃A₂A₁A₀ → A₃A₂A₁A₀
 $\quad \quad \quad B_3 B_2 B_1 B_0 \rightarrow + \overline{B_3} \overline{B_2} \overline{B_1} \overline{B_0}$ (l's comp.)

K	B ₃	Output
0	0	0
0	1	1
1	0	1
1	1	0

Output = $\overline{K} B_3 + K B_3$
Ex-Or gate

$\begin{array}{c} k B_3 \\ \downarrow \\ \text{Ex-Or gate} \end{array}$

$\begin{array}{c} B_3 \quad B_2 \quad B_1 \quad B_0 \\ \hline \underline{\underline{K}} \end{array}$



Control input


if $K=0$, B
 $K=1$, 1's comp. B.

If $K=0$, $C_3=0 \rightarrow C_2S_2S_1S_0$

If $K=1$, $C_3=0 \rightarrow$ Ans(-)ve 1's complement of $S_3S_2S_1S_0$.
 $C_3=1 \rightarrow$ Ans(+)ve $S_3S_2S_1S_0$

→ CARRY LOOK AHEAD (CLA) ADDER:

- Propagatⁿ delay in CPA is $3T_g$ with respect to foll. circuit, where $T_g \rightarrow$ propagatⁿ delay of a gate.
- All gates are assumed to have propagatⁿ delay of T_g .
- $P_i \rightarrow$ carry propagate term and $G_i \rightarrow$ carry generate term.



$$P_i = A_i \oplus B_i \text{ (input with EX-OR)}$$

$$G_i = A_i \cdot B_i \text{ (responsible for generating carry term using AND gate)}$$

$$S_i = A_i \oplus B_i \oplus C_i$$

$$C_{i+1} = A_i B_i + (A_i \oplus B_i) C_i$$

- Carry generatⁿ in CLA from A_i, B_i & C_0 .

$C_0 \rightarrow$ input carry

$$C_1 = G_0 + P_0 C_0 = A_0 B_0 + (A_0 \oplus B_0) \cdot C_0$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 [G_0 + P_0 C_0] = G_1 + P_1 G_0 + P_1 P_0 C_0 \\ = A_1 B_1 + (A_1 \oplus B_1) A_0 B_0 + (A_1 \oplus B_1) (A_0 \oplus B_0) C_0$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 [G_1 + P_1 (G_0 + P_0 C_0)] \\ = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_0 C_0 P_2$$

- Expression for sum:


$$S_0 = A_0 \oplus B_0 \oplus C_0$$

$$S_1 = A_1 \oplus B_1 \oplus C_1 = A_1 \oplus B_1 \oplus (G_0 + P_0 C_0)$$


$$S_2 = A_2 \oplus B_2 \oplus C_2 = A_2 \oplus B_2 \oplus (G_1 + P_1 C_1)$$

Q: Draw the combinational ckt. to generate C_1, C_2 and C_3 from P_i, G_i and C_0 terms.






Q: Time to generate C_1, C_2, C_3 in terms of T_g ?



$\rightarrow 2T_g$

Q: Time to generate S_1, S_2, S_3, S_4 in terms of T_g ?



$4T_g$

$1T_g$

$2T_g$

$1T_g$


→ DECIMAL ADDER:

- Used to add decimal numbers represented in binary coded form.

multipliers and magnitude comparators

→ MULTIPLIERS:


- 2 bit \times 2 bit binary multiplier using adders and ext. gates.




e.g.: 10×11

$$\begin{array}{r} 10 \\ \times 11 \\ \hline 0 \\ 10 \\ \hline 11 \end{array}$$

a0	b0	Product
0	0	0
0	1	0
1	0	0
1	1	1




- Design a 3bit \times 3 bit binary multipliers using Full adders and ext. AND gates.



Use 7483 4-bit binary adder IC


& external AND gates.

to realize 3x3 bit multiplication.




- Design 4 bit \times 3 bit binary multipliers using 7483 ICs (4 bit binary adders) and ext. gates.

- Design 4 bit \times 3 bit binary multipliers using 7483 ICs (4 bit binary adders) and ext. gates.




MAGNITUDE COMPARATOR:

Input		Output		
A	B	A < B	A = B	A > B
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0



- 2 bit magnitude comparator:

	A ₀	A ₁	B ₀	B ₁	A > B	A = B	A < B
m ₀	0	0	0	0	1	0	
m ₁	0	0	0	1	0	1	
m ₂	0	0	1	0	0	1	
m ₃	0	0	1	1	0	0	1
m ₄	0	1	0	0	1	0	0



m ₂	0	0	1	0	0	0	1
m ₃	0	0	1	1	0	0	1
m ₄	0	1	0	0	1	0	0
m ₅	0	1	0	1	0	1	0
m ₆	0	1	1	0	0	0	1
m ₇	0	1	1	1	0	0	1
m ₈	1	0	0	0	1	0	0
m ₉	1	0	0	1	1	0	0
m ₁₀	1	0	1	0	0	1	0
m ₁₁	1	0	1	1	0	0	1
m ₁₂	1	1	0	0	1	0	0
m ₁₃	1	1	0	1	1	0	0
m ₁₄	1	1	1	0	1	0	0
m ₁₅	1	1	1	1	0	1	0




$$G = A > B = \sum_m 4, 8, 9, 12, 13, 14 = (A_1 > B_1) + (A_1 = B_1)(A_0 > B_0)$$

		B ₁ B ₀	00	01	11	10
A ₁ A ₀		00	0	0	0	0
	01	1	0	0	0	0
	11	1	1	0	1	0
	10	1	1	0	0	0


$$\begin{aligned} G &= A_1 \bar{B}_1 + A_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 \bar{B}_0 \\ &= A_1 \bar{B}_1 + A_0 \bar{B}_0 [A_1 + \bar{B}_1] \\ &= A_1 \bar{B}_1 + A_0 \bar{B}_0 (\bar{A}_1 \bar{B}_1 + A_1 B_1) \\ &= A_1 \bar{B}_1 + A_0 \bar{B}_0 (A_1 \bar{\oplus} B_1) \end{aligned}$$

$$E = A = B = \sum_m 0, 5, 10, 15 = (A_1 = B_1) \cdot (A_0 = B_0) = (\overline{A_1 \oplus B_1}) \cdot (\overline{A_0 \oplus B_0})$$

$$\begin{aligned} L = A < B &= \sum_m 1, 2, 3, 6, 7, 11 = (A_1 < B_1) + (A_1 = B_1)(A_0 < B_0) \\ &= A_1 \bar{B}_1 + (A_1 \bar{\oplus} B_1)(A_0 \bar{B}_0) \end{aligned}$$



- 3 bit magnitude using 1-bit magnitude comparator:




$$\begin{aligned} G \text{ or } A > B &= G_1 + E_2 G_1 + E_2 E_1 G_0 = A_2 \bar{B}_2 + (A_2 \bar{\oplus} B_2) A_1 \bar{B}_1 + (A_2 \bar{\oplus} B_2) (A_1 \bar{\oplus} B_1) \bar{A}_0 B_0 \\ &= (A_2 > B_2) + (A_2 = B_2)(A_1 > B_1) + (A_2 = B_2)(A_1 = B_1)(A_0 > B_0) \end{aligned}$$

$$\begin{aligned} E \text{ or } A = B &= E_2 \cdot E_1 \cdot E_0 = (A_2 \bar{\oplus} B_2) \cdot (A_1 \bar{\oplus} B_1) \cdot (A_0 \bar{\oplus} B_0) \\ &= (A_2 = B_2)(A_1 = B_1)(A_0 = B_0) \end{aligned}$$

$$\begin{aligned} L \text{ or } A < B &= L_2 + E_2 L_1 + E_2 E_1 L_0 = \bar{A}_2 B_2 + (A_2 \bar{\oplus} B_2) \bar{A}_1 B_1 + (\bar{A}_2 \bar{\oplus} B_2) (A_1 \bar{\oplus} B_1) \bar{A}_0 B_0 \\ &= (A_2 < B_2) + (A_2 = B_2)(A_1 < B_1) + (A_2 = B_2)(A_1 = B_1)(A_0 < B_0) \end{aligned}$$

- 4-bit magnitude comparator:






$$G = A > B = G_3 + E_3 G_2 + E_3 E_2 G_1 + E_3 E_2 E_1 G_0$$


$$E = A = B \Rightarrow E_3, E_2, E_1, E_0$$

$$L = A < B \Rightarrow L_3 + E_3 L_2 + E_2 E_1 L_1 + E_3 E_2 E_1 L_0$$

- 4 bit binary adder using 7483 IC & external gates:




- 1 bit magnitude comparator with cascading input:




$$(A > B)_{out} = (A > B) + (A = B)(A > B)_{in}$$

$$(A < B)_{out} = (A < B) + (A = B)(A < B)_{in}$$

$$(A = B)_{out} = (A = B)(A = B)_{in}$$



- 2 bit:




$$A > B = (A_1 > B_1) + (A_1 = B_1) \cdot (A_0 > B_0) \Rightarrow G = G_1 + E_1 G_0$$


$$A < B = (A_1 < B_1) + (A_1 = B_1) \cdot (A_0 < B_0) \Rightarrow L = L_1 + E_1 L_0$$

$$(A = B) = (A_1 = B_1) \cdot (A_2 = B_2) \Rightarrow E = E_1 \cdot E_0$$

- Design a 4 bit magnitude comparators using 1 bit magnitude comparator having cascading inputs.



- Q: Design 8-bit mag. comparators using 7485 ICs.



- Q: Design a combinational circuit using 7483 IC and ext. gates to perform the arithmetic operations as shown below:

$$F = 2X + Y \text{ when } m=0 \quad \& \quad F = X + 2Y \text{ when } m=1$$

When X, Y are 2 bit numbers & output F is a 4 bit number.

Control pin: m if $m=0$ $F = 0.X + 1.Y$

$$m=1 \quad F = 1.X + 0.Y$$

$$10 \times X + 01 \times Y$$


$$01 \times X + 10 \times Y$$

Multiplexers

Monday, November 1, 2021

11:22 PM

Multiplexers




- Multiplexer is an useful MSI device and are also called data selectors.

decoders and encoders

→ **DECODER** : (only one output is active at a time)

- Combinational ckt.
- Converts binary info. from n -input lines to a maximum of 2^n unique output and one or more enable inputs. eg. 2-to-4 line, 3-to-8 line etc.
- In standard decoders, only one output line will be active at a time corresponding to the input binary combinat'.

→ **2-4-LINE DECODER**:



Active HIGH output : Active LOW output :


$B \wedge \bar{A}$	D_3	$D_2 \wedge \bar{D}_1$	D_1	D_0	$B \wedge \bar{A}$	D_3	$D_2 \wedge \bar{D}_1$	D_1	D_0
0 0	0	0	0	1	0 0	1	1	1	0
0 1	0	0	1	0	0 1	1	1	0	1
1 0	0	1	0	0	1 0	1	0	1	1
1 1	1	0	0	0	1 1	0	1	1	1

$m_3 \ m_2 \ m_1 \ m_0$

$m_3 \ m_2 \ m_1 \ m_0$

AND gates



NAND gates



- 2-4-decoder- with enable control:


Active HIGH enable:

E	A	B	D_3	D_2	D_1	D_0
0	0	0	X	X	X	X
0	0	1	X	X	X	X
0	1	0	X	X	X	X
0	1	1	X	X	X	X
1	0	0	0	0	1	0
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0




Active LOW enable:

E	A	B	D_3	D_2	D_1	D_0
0	0	0	0	0	0	1
0	0	1	0	0	1	0
0	1	0	0	1	0	0
0	1	1	1	0	0	0



0	0	1	0	0	1	0
0	1	0	0	1	0	0
0	1	1	1	0	0	0
1	0	0	X	X	X	X
1	0	1	X	X	X	X
1	1	0	X	X	X	X
1	1	1	X	X	X	X




- Write truth table, logic diagram and block diagram of 3-to-8 line decoder.


Inputs			Outputs:								
E	A	B	C	D₀	D₁	D₂	D₃	D₄	D₅	D₆	D₇
1	X	X	X	*	*	*	*	*	*	*	*
0	0	0	0	0	1	1	1	1	1	1	1
0	0	0	1	1	0	1	1	1	1	1	1
0	0	1	0	1	1	0	1	1	1	1	1
0	0	1	1	1	1	0	1	1	1	1	1
0	1	0	0	1	1	1	0	1	1	1	1
0	1	0	1	1	1	1	0	1	1	1	1
0	1	1	0	1	1	1	1	0	1	1	1
0	1	1	1	1	1	1	1	1	1	1	0

$$\begin{aligned}D_0 &= \overline{\overline{E}\overline{A}\overline{B}} \\ D_1 &= \overline{\overline{E}\overline{A}B} \\ D_2 &= \overline{E\overline{A}\overline{B}} \\ D_3 &= \overline{E\overline{A}B} \\ D_4 &= \overline{EAB}\end{aligned}$$

- NOTE: Assume o/p and enable i/p to be active low.




4-TO-16 AND 5-TO-32:




Q: Design 3-to-8 decoder using min. no. of:


- 2-to-4 decoders with enable i/p and one ext. gate.
- 2-to-4 decoders with enable i/p's only.

(i)






(ii)








Q: 4 to 16 decoder with :

- (i) 3-to-8 decoder
- (ii) only 3-to-8 and 2-to-4
- (iii) only 2-to-4 decoders






* 74183 IC : 3-to-8 line decoder with active low output:



*

eg: $f(x,y,z) = \sum m(1,3,6,7)$ using

- 3-to-8 line decoder with active high outputs and suitable gates.
- 74138 decoder and suitable gates.



eg: Design a code converter to convert a decimal digit represented in 84-2-1 code to a decimal digit represented in excess-3 code using 74183 decoder and ext. gates


8-4-2-1 excess-3

A	B	C	D	e3	e2	e1	e0	e3 = A
0	0	0	0	0	0	1	1	$e3 = \sum m(0,1,2,3,4)$
0	0	0	0	0	1	1	1	$e2 = \sum m(0,1,5,6,7,8) = B$


eg: Implement $f(A,B,C) = \sum m(0,2,4,6,9,10)$ using suitable decoder and external gates

A	B	C	D	e_3	e_2	e_1	e_0	$e_3 = A$
0	0	0	0	0	$\sum m(0,1,2,3,4)$			
0	1	1	0	1	$\sum m(0,5,6,7,8) = B$			
0	1	0	0	1	$\sum m(1,2,5,6,7) = \bar{C}$			
0	0	1	0	0	$\sum m(1,3,5,7,9) = \bar{D}$			
0	1	0	1	0	$\sum m(1,3,5,7,9) = \bar{D}$			
					$e_3 = \sum(A, B, C, D)$			

eg: Implement $f(A, B, C) = \sum m(0, 2, 4, 6, 9, 10)$ using suitable decoder and external gates



eg:



eg: $f(x_1, y_1, z) = x_1' + y_1'z$ using 3-to-8 line decoder and ext. gates.

Minterms for $x_1' = (x_1=0 \text{ or } 1, y_1=2 \text{ don't care})$

$$\sum m(0, 1, 2, 3)$$

$$XYZ \quad \bar{Y}Z = (x_1=0 \text{ or } 1, Y=0 \text{ or } Z=1) = 1, 5$$

000

$$001 \quad f(x_1, y_1, z) = \bar{x}_1 + \bar{y}_1 z = \sum m(0, 1, 2, 3, 5) = \prod M(4, 6, 7)$$

010

011

→ ENCODER:

- Combinational circuit that performs inverse operations of a decoder.
- Encoder has 2^n (or fewer) input lines and n output lines. (eg: 4-to-2 and 8-to-3)


eg: 4-to-2

Inputs			Outputs	
D ₀	D ₁	D ₂	X	Y
1	0	0	0	0
0	1	0	0	1
0	0	1	1	0
0	0	1	1	1

Ckt:

eg: 3-to-8

D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	X	Y	Z
1	0	0	0	0	0	0	0			
1	0	0	0	0	0	0	0			
1	0	0	0	0	0	0	0			
1	0	0	0	0	0	0	0			
1	0	0	0	0	0	0	0			
0	1	0	0	0	0	0	0			
0	1	0	0	0	0	0	0			
0	1	0	0	0	0	0	0			




Kushal

you suck

sequential circuits

→ NAND LATCH:




Set	Reset	$Q(t)$	$Q(t+1)$	$Q'(t+1)$
0	0	0	1	1
0	0	1	1	1
0	1	0	1	0
0	1	1	1	0
1	0	0	0	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	0

Function Table:

Set	Reset	Output
0	0	Invalid
0	1	Set $Q=1$
1	0	Reset $Q=0$
1	1	No change

Functioning:	Set op $Q(t)$	Reset op $Q(t)$	SET	RESET
	0 → 0		1 1	1 X
	0 → 1		0	1
	1 → 0		1	0
	1 → 1		0 X	1 1

→ NOR LATCH:




Set	Reset	$Q(t)$	$Q(t+1)$	$Q'(t+1)$
0	0	0	0	1
0	0	1	1	0
0	1	0	0	1
0	1	1	0	1
1	0	0	1	0
1	0	1	1	0
1	1	0	0	0
1	1	1	0	0

Function Table:

Set	Reset	Output
0	0	No change
0	1	Reset $Q=0$
1	0	Set $Q=1$
1	1	Invalid

→ SR FLIP FLOP:

(i) Using NAND latch: (Active low latch)



Clk	S	R	Q(t)	Q(t+1)	Set	Reset
0	0	0	0	0	1	X
0	0	0	1	1	X	1
0	0	1	0	0	1	X
0	0	1	1	1	X	1
0	1	0	0	0	1	X
0	1	0	1	1	X	1
0	1	1	0	0	1	X
0	1	1	1	1	X	1
1	0	0	0	0	1	X
1	0	0	1	1	X	1
1	0	1	0	0	1	X
1	0	1	1	1	1	0
1	1	0	0	1	0	1
1	1	0	1	1	X	1
1	1	1	0	X	X	X
1	1	1	1	X	X	X

Requirements for SR flip flop:

Clk	S	R	Output
0	X	X	No change
1	0	0	No change
1	0	1	Reset
1	1	0	Set
1	1	1	Invalid

Set

Reset

Clk

$\overline{Q(t)}$

00	01	11	10	
00	1	X	X	1
01	1	X	X	1
11	0	X	X	X
10	1	X	1	1

Reset

Clk

$\overline{R(t)}$


00	01	11	10	
00	X	0	0	X
01	X	0	0	X
11	0	0	X	X
10	X	0	1	X

$$\overline{CLK} + \overline{S} = SET$$

$$RESET = \overline{CLK} + \overline{R}$$

$$= \overline{CLK} \cdot \overline{R}$$

(ii) Using NOR Latch:



Clk	S	R	Q(t)	Q(t+1)	Set	Reset
0	0	0	0	0	0	X
0	0	0	1	1	X	0
0	0	1	0	0	0	X
0	0	1	1	1	X	0
0	1	0	0	0	0	X
0	1	0	1	1	X	0
0	1	1	0	0	0	X
0	1	1	1	1	X	0
1	0	0	0	0	0	X
1	0	0	1	1	X	0
1	0	1	0	0	0	X
1	0	1	1	1	X	0
1	1	0	0	X	X	X
1	1	1	1	X	X	X

$Q(t)$	$Q(t+1)$	SET	RESET
0	0	0	X
0	1	1	0
1	0	0	1
1	X	0	0

Set

Reset

Clk

$\overline{Q(t)}$


00	01	11	10
----	----	----	----

Reset

Clk

$\overline{R(t)}$

00	01	11	10
----	----	----	----



Set

$R(t)$

Clk.	00	01	11	10
00	0	X	X	0
01	0	X	X	0
11	1	X	X	X
10	0	X	0	0


$SET = CLK \cdot S$

Reset

$R(t)$

Clk.	00	01	11	10
00	X	0	0	X
01	X	0	0	X
11	0	0	X	X
10	X	0	1	X

$RESET = CLK \cdot R$



→ DOWN COUNTER:

Q: Design a 3-bit asynchronous DOWN counter using t to edge triggered D flip-flops.
Sol: $MOD 8 \Rightarrow MOD 4 \times MOD 2 = MOD 2 \times MOD 4$
 $MOD MN \Rightarrow MOD MX \cdot MOD N$



→ D FLIP FLOP:

Function Table:

Clk	D	Output
0	X	No change
1	0	0
1	1	1

→ works only when Clk is high.

Clk	D	Q(t)	Q(t+1)	Set	Reset
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	1	X	0
1	0	0	0	0	X
1	0	1	0	0	1
1	1	0	1	1	0
1	1	1	1	X	0

Equation for SET and RESET:

SET

D_{DB10}

Clk	00	01	11	10
0	1	X	X	1
1	1	1	X	0

$SET = \overline{CLK} + \overline{D} = \overline{CLK} \cdot \overline{D}$

RESET

D_{DB10}

Clk	00	01	11	10
0	X	1	1	X
1	X	0	1	1

$RESET = \overline{CLK} + D = \overline{CLK} \cdot \overline{D}$

