




Synchronous counters

- Limitations of asynchronous counters
- Synchronous counter design
- Synchronous counter ICs

Limitation of asynchronous counters



- Limitations:
1. Not suitable for high frequency applications
 2. Not suitable for higher mod counters


Synchronous counter design

- All the flip flops are clocked simultaneously using same clock.
- Suitable for high frequency applications
- Designed using sequential circuit design process which can be used for any synchronous circuit designs

1. Design 2-bit synchronous binary UP counter using T ffs

- Counter states: $00 \rightarrow 01 \rightarrow 10 \rightarrow 11$

State diagram




State table

Present state		Next state		Flip-flop inputs	
A_1	A_0	A_1^+	A_0^+	TA_1	TA_0
0	0	0	1	0	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	0	0	1	1

$$TA_1 = A_0$$

$$TA_0 = 1$$

2-bit synchronous binary UP counter using JK ffs : circuit diagram



2. Design 2-bit synchronous binary UP counter using JK ffs

2-bit synchronous binary UP counter using JK ffs contd..

3. Design 3-bit synchronous binary UP counter (MOD 8) using SR ffs

3-bit synchronous binary UP counter (MOD 8) using SR ffs

4. Draw the circuit of 3-bit synchronous binary up counter (MOD 8) using T ffs

- Analyse the previous examples and draw the circuit directly without the design steps.

5. Design 2-bit synchronous binary down counter (MOD 4) using D ffs

2-bit synchronous binary down counter (MOD 4) using D ffs

6. Design 3-bit synchronous binary down counter (MOD 4) using D ffs

7. Design decade (BCD) synchronous up counter (MOD 10) using T ffs

- (0→1→2→3→4→5→6→7→8→9→0)

Decade (BCD) synchronous up counter contd..



Synchronous counters

- Limitations of asynchronous counters
- Synchronous counter design
- Synchronous counter ICs

Synchronous counter design

- All the flip flops are clocked simultaneously using same clock.
- Suitable for high frequency applications
- Designed using sequential circuit design process which can be used for any synchronous circuit designs

3-bit gray code counter using JK ffs

$$J_2 \begin{matrix} Q_2 & Q_1 & Q_0 \\ 0 & 0 & 0 & 1 \\ 1 & 0 & 1 & 0 \end{matrix}$$

Q_2	Q_1	Q_0	
0	0	0	1
1	0	1	0

$$J_2 = \bar{Q}_1 \bar{Q}_0$$

$$K_2 \begin{matrix} Q_2 & Q_1 & Q_0 \\ 0 & 0 & 1 & 0 \\ 1 & 0 & 0 & 0 \end{matrix}$$

Q_2	Q_1	Q_0	
0	0	1	0
1	0	0	0

$$K_2 = \bar{Q}_1 \bar{Q}_0$$

$$J_1 \begin{matrix} Q_2 & Q_1 & Q_0 \\ 0 & 0 & 1 & 0 \\ 1 & 0 & 0 & 0 \end{matrix}$$

Q_2	Q_1	Q_0	
0	0	1	0
1	0	0	0

$$J_1 = \bar{Q}_2 \bar{Q}_0$$

$$K_1 \begin{matrix} Q_2 & Q_1 & Q_0 \\ 0 & 0 & 1 & 0 \\ 1 & 0 & 0 & 0 \end{matrix}$$

Q_2	Q_1	Q_0	
0	0	1	0
1	0	0	0

$$K_1 = Q_2 Q_0$$

$$J_0 \begin{matrix} Q_2 & Q_1 & Q_0 \\ 0 & 0 & 1 & 0 \\ 1 & 0 & 0 & 0 \end{matrix}$$


Q_2	Q_1	Q_0	
0	0	1	0
1	0	0	0

$$J_0 = \bar{Q}_2 \bar{Q}_1 + Q_2 Q_1$$

$$K_0 \begin{matrix} Q_2 & Q_1 & Q_0 \\ 0 & 0 & 1 & 0 \\ 1 & 0 & 0 & 0 \end{matrix}$$

Q_2	Q_1	Q_0	
0	0	1	0
1	0	0	0

$$K_0 = \bar{Q}_2 Q_1 + Q_2 \bar{Q}_1$$



Tutorial or Work-out question for you


Design 3-bit Gray code down counter using JK flipflop

8. Design 3-bit gray code counter using JK ffs

Next State table

Decimal Number	3-bit Binary	3-bit Gray Code
0	000	000
1	001	001
2	010	011
3	011	010
4	100	110
5	101	111
6	110	101
7	111	100

8
9
Cannot be represented using only 3 bits




1. up counting
2. down counting

3 bit → 3 JK flipflops

	present state	Next State	J ₂ K ₂	J ₁ K ₁	J ₀ K ₀
	Q ₂ Q ₁ Q ₀	Q ₂ Q ₁ Q ₀			
m ₀	0 0 0	0 0 1	0 X	0 X	1 X ✓
m ₁	0 0 1	0 1 1	0 X	1 X	X 0 ✓
m ₃	0 1 1	0 1 0	0 X	X 0	X 1 ✓
m ₂	0 1 0	1 1 0	1 X	X 0	0 X ✓
m ₆	1 1 0	1 1 1	X 0	X 0	1 X ✓
m ₇	1 1 1	1 0 1	X 0	X 1	X 0 ✓
m ₅	1 0 1	1 0 0	X 0	0 X	X 1 ✓
m ₄	1 0 0	0 0 0	X 1	0 X	0 X ✓

pre	Next	J	K	from function table of JK	pre	Next State	J ₂ K ₂	J ₁ K ₁	J ₀ K ₀
0 → 0	0 0 0	0 0	1 X		m ₀	0 0 0	0 X	0 X	1 X
0 → 1	0 0 1	0 0	1 X	Set	m ₁	0 0 1	0 X	1 X	X 0
1 → 0	1 0 0	1 0	1 X	Reset	m ₂	0 1 0	1 X	X 0	0 X
1 → 1	1 0 1	1 0	1 X	Toggle	m ₃	0 1 1	0 X	X 0	X 1
	1 1 0	X 0	0 0	no change	m ₄	1 0 0	X 1	0 X	0 X
	1 1 1	X 0	0 0	Set	m ₅	1 0 1	X 0	0 X	X 1
					m ₆	1 1 0	X 0	X 0	1 X
					m ₇	1 1 1	X 0	X 1	X 0




Design 3-bit synchronous counter to count according to the given sequence using D ffs.


used states & counting

• 0 → 5 → 2 → 6 → 7 → 0


unused states: 1, 3, 4,



	PS $Q_2 Q_1 Q_0$	NS $Q_2 Q_1 Q_0$	D_2	D_1	D_0
m_0	0 0 0	1 0 1	1	0	1
m_1	0 0 1	X X X	X	X	X
m_2	0 1 0	1 1 0	1	1	0
m_3	0 1 1	X X X	X	X	X
m_4	1 0 0	X X X	X	X	X
m_5	1 0 1	0 1 0	0	1	0
m_6	1 1 0	1 1 1	1	1	1
m_7	1 1 1	0 0 0	0	0	0




$$\underline{D_2 = \bar{Q}_0}$$



$$D_1 = Q_1 \bar{Q}_0 + \bar{Q}_1 Q_0$$


$$\underline{D_1 = Q_1 \oplus Q_0}$$



$$D_0 = \bar{Q}_1 \bar{Q}_0 + Q_1 \bar{Q}_0$$


$$\text{or}$$

$$\underline{D_0 = \bar{Q}_2 \bar{Q}_1 + Q_2 \bar{Q}_1}$$



Q. Design 3-bit synchronous counter to count according to the given sequence using D ffs. All the undefined states should go to state 0.---Self correcting counters.

• 0 → 5 → 2 → 6 → 7 → 0



P.S	N.S
$Q_2 Q_1 Q_0$	$Q_2 Q_1 Q_0$
0 0 0	→ 1 0 1
0 0 1	→ <u>0 0 0</u>
0 1 0	→ 1 1 0
0 1 1	→ <u>0 0 0</u>
1 0 0	→ <u>0 0 0</u>
1 0 1	→ 0 1 0
1 1 0	→ 1 1 0
1 1 1	→ 0 0 0

Correction

D_2	D_1	D_0
1	0	1
0	0	0
1	1	0
0	0	0
0	0	0
0	1	0
0	1	0
0	0	0

$$D_0 = \overline{Q_2} \overline{Q_1} \overline{Q_0}$$

$$D_1 = m_2 + m_5 + m_6$$

$Q_2 \backslash Q_1 Q_0$	00	01	11	10
0	0	0	0	1
1	0	1	0	1

$$D_1 = Q_2 \overline{Q_0} + Q_2 Q_1 Q_0$$

$$D_2 = Q_1 \overline{Q_0} + \overline{Q_2} \overline{Q_0}$$

please Draw the circuit

$$D_0 = \overline{Q_2} \overline{Q_1} \overline{Q_0}$$

$$D_1 = Q_1 \overline{Q_0} + Q_2 \overline{Q_1} Q_0$$

$$\underline{\underline{D_2 = Q_1 \overline{Q_0} + \overline{Q_2} \overline{Q_1} Q_0}}$$

Design 3-bit synchronous counter to count according to the given sequence using D ffs. All the undefined states should go to next valid/defined state.

• 0→5→2→6→7→0

next Valid code for unused code

Active High Asynchronous input

what is Defined state Ex. all unused codes go to valid code say 110

Next Valid code

Assuming we are going upwards

Downwards

001	→	010
011	→	101
100	→	101

000
010
010

001	→	110
011	→	110
100	→	110

9. Design a 3-bit (up/down) synchronous binary counter using T ffs

Active low / Active High

up / down
0 / 1

- If control input up/down = 0, counter should count upwards from the present count or else it has to count downwards from the present count.

3-bit up/down counter

Control: up/down (0/1)

External I/p: up/down (0/1)

3-bit counting: Q_2, Q_1, Q_0

up/down	Q_2	Q_1	Q_0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

$$T_0 = 1$$

$$T_1 = \bar{Y} Q_0 + Y \bar{Q}_0$$

$$T_1 = Y \oplus Q_0$$

$$T_2 = \bar{Y} Q_1 \bar{Q}_0 + Y \bar{Q}_1 Q_0$$

K-map for T_1

$Q_2 \backslash Q_1 Q_0$	00	01	11	10
00	0	1	1	0
01	0	1	1	0
11	1	0	0	1
10	1	0	0	1

K-map for T_2



$Q_2 \backslash Q_1 Q_0$	00	01	11	10
00	0	0	1	0
01	0	0	1	0
11	1	0	0	0
10	1	0	0	0

3-bit up/down synchronous binary counter using T ffs

$T_{O \in}$

$$\begin{aligned} \overline{1}_F &= \overline{1}Q_0 + \overline{1}\overline{0}_0 \\ &= \overline{1} \oplus Q_0 \end{aligned}$$

$$T_2 = \overline{Y}Q_1\theta_0 + Y\overline{Q}_1\overline{\theta}_0$$





74193 IC: 4-bit up/down synchronous counter

MOD-16 counter

0000
1111
↓↑

Dual-In-Line Package

Q_D is the MSB and Q_A is the LSB



Count up/CP_u: count up clock input

Count down/CP_D: count down clock input

LOAD: Asynchronous parallel load (active low)

CLEAR: Asynchronous master reset input (active High)

CARRY: Terminal count up output TC_u

Borrow: Terminal count down output TC_D


Data inputs: Parallel data inputs A B C D

Asynchronous

	CP _D	CP _u	Load	Q _D	Q _C	Q _B	Q _A
0	L	L	1	x	x	x	x
1	L	L	0	1	0	1	1
2	L	L	0	1	0	1	1
3	L	L	0	1	0	1	1
4	L	L	0	1	0	1	1
5	L	L	0	1	0	1	1
6	L	L	0	1	0	1	1
7	L	L	0	1	0	1	1
8	L	L	0	1	0	1	1
9	L	L	0	1	0	1	1
10	L	L	0	1	0	1	1
11	L	L	0	1	0	1	1
12	L	L	0	1	0	1	1
13	L	L	0	1	0	1	1
14	L	L	0	1	0	1	1
15	L	L	0	1	0	1	1

74193 IC: 4-bit up/down synchronous counter

operation



Highest-priority

Active low

For Name preset MR → Low

DCBA → P3 P2 P1 P0 loaded

MR	PL	CP _U	CP _D	MODE
H	X	X	X	Reset (Asyn.)
L	L	X	X	Preset (Asyn.)
L	H	H	H	<u>No Change</u>
L	H	⌋	H	Count Up
L	H	H	⌋	Count Down


L = LOW Voltage Level
H = HIGH Voltage Level
X = Don't Care
⌋ = LOW-to-HIGH Clock Transition

Design a MOD-16 binary UP counter using 74193 IC

4-bit binary up

0000
0001
:
1111
0000

MR = ~~HIGH~~ / LOW ✓
PL = HIGH / ~~LOW~~ ✓



Design a MOD 16 binary DOWN counter using 74193 IC



(4-bit binary down counting) Clock should be give \overline{CPD}

Please Note

A HIGH Level on MR Resets the output to $Q_D Q_C Q_B Q_A$
0 0 0 0

So for Normal Counting
Set MR to Low

down counting
1111
1110
1101
1100
1011
1010
1001
1000
0111
0110
0101
0100
0011
0010
0001
0000
 $\overline{PL} \rightarrow \text{HIGH}$





Design a 2-digit hexadecimal UP counter (00-FF H) using 74193 IC

MSD LSD
 0 0
 0 1
 0 2
 ...
 F F
 F F
 F F
 2-digit hex up counter

0000 → 0H
 1111 → FH

MSD



LSD





0000

1111
 0000



Design a 2-digit hexadecimal UP counter (00-FF H) using 74193 IC



Design a 2-digit hexadecimal UP counter (18H-99 H) using 74193 IC



Design a 2-digit hexadecimal DOWN counter (A1H-23 H) using 74193 IC



Counters with parallel load(Presettable)

- Flip flops will have an additional asynchronous input referred as 'load', which may be active high or low.
- For active low 'load' input, if load =0, flip flop should be loaded with external input bit P else output should change according to other synchronous/asynchronous inputs.
- This feature enables the counter to have parallel load capability for transferring an external input /data /count into the counter.

Flip flop with parallel load: design

Design an presettable asynchronous counter to count between the limits $(3)_{16}$ to $(B)_{16}$ using T-ffs

Design an presettable synchronous counter to count between the limits $(3)_{16}$ to $(B)_{16}$ using T-ffs

Design an asynchronous counter to count between the limits $(3)_{16}$ to $(N)_{16}$, N is a single digit hexadecimal number with value $> (3)_{16}$. Using 7485 IC, 4-bit asynchronous counter (with parallel load) block diagram and external gates..

- Questions: ?