

Computer Arithmetic



ALU





Figure 9.1 ALU Inputs and Outputs



Addition and Subtraction

OVERFLOW RULE: If two numbers are added, and they are both positive or both negative, then overflow occurs if and only if the result has the opposite sign.

SUBTRACTION RULE: To subtract one number (subtrahend) from another (minuend), take the two's complement (negation) of the subtrahend and add it to the minuend.



OF = Overflow bit

SW = Switch (select addition or subtraction)


Figure 9.6 Block Diagram of Hardware for Addition and Subtraction



Multiplication

1011		Multiplicand (11)
×1101		Multiplier (13)
<hr/> 1011	}	
0000		
1011		Partial products
1011		
<hr/> 10001111		Product (143)

Figure 9.7 Multiplication of Unsigned Binary Integers



(a) Block diagram






Figure 9.9 Flowchart for Unsigned Binary Multiplication



C	A	Q	M		
0	0000	1101	1011	Initial values	
0	1011	1101	1011	Add	} First cycle
0	0101	1110	1011	Shift	
0	0010	1111	1011	Shift	} Second cycle
0	1101	1111	1011	Add	
0	0110	1111	1011	Shift	} Third cycle
1	0001	1111	1011	Add	
0	1000	1111	1011	Shift	} Fourth cycle

(b) Example from Figure 9.7 (product in A, Q)

Figure 9.8 Hardware Implementation of Unsigned Binary Multiplication



1011	
× 1101	

00001011	1011 × 1 × 2 ⁰
00000000	1011 × 0 × 2 ¹
00101100	1011 × 1 × 2 ²
01011000	1011 × 1 × 2 ³

10001111	

Figure 9.10 Multiplication of Two Unsigned 4-Bit Integers Yielding an 8-Bit Result




Negative Multiplicand

Sign extension is shown in blue

$$\begin{array}{r} \\ \times \\ \hline 1 \\ 1 \\ 0 \\ 1 \\ 0 \\ \hline 1 \end{array}$$

Figure 9.8 Sign extension of negative multiplicand.



$ \begin{array}{r} 1001 \quad (9) \\ \times 0011 \quad (3) \\ \hline 00001001 \quad 1001 \times 2^0 \\ 00010010 \quad 1001 \times 2^1 \\ \hline 00011011 \quad (27) \end{array} $	$ \begin{array}{r} 1001 \quad (-7) \\ \times 0011 \quad (3) \\ \hline 11111001 \quad (-7) \times 2^0 = (-7) \\ 11110010 \quad (-7) \times 2^1 = (-14) \\ \hline 11101011 \quad (-21) \end{array} $
(a) Unsigned integers	(b) Twos complement integers

Figure 9.11 Comparison of Multiplication of Unsigned and Twos Complement Integers

Booth's Algorithm





Figure 9.12 Booth's Algorithm for Twos Complement Multiplication



A	Q	Q ₋₁	M	Initial values	
0000	0011	0	0111		
1001	0011	0	0111	A ← A − M } Shift	First cycle
1100	1001	1	0111		
1110	0100	1	0111	Shift	} Second cycle
0101	0100	1	0111	A ← A + M }	
0010	1010	0	0111	Shift	} Third cycle
0001	0101	0	0111	Shift	
					} Fourth cycle

Figure 9.13 Example of Booth's Algorithm (7×3)



How Booth's algorithm works

Consider first the case of a positive multiplier

- consisting of one block of 1s surrounded by 0s


$$\begin{aligned} M * (00011110) &= M * (2^4 + 2^3 + 2^2 + 2^1) \\ &= M * (16 + 8 + 4 + 2) \\ &= M * 30 \end{aligned}$$

$$\begin{aligned} M * (00011110) &= M * (2^5 - 2^1) \\ &= M * (32 - 2) \\ &= M * 30 \end{aligned}$$

the product can be generated by one addition and one subtraction of the multiplicand.

Booth's algorithm conforms to this scheme by performing a subtraction when the first 1 of the block is encountered (1–0) and an addition when the end of the block is encountered (0–1).

Let X be a negative number in twos complement notation



Representation of $X = \{1x_{n-2}x_{n-3}\dots x_1x_0\}$

$$X = -2^{n-1} + (x_{n-2} \times 2^{n-2}) + (x_{n-3} \times 2^{n-3}) + \dots + (x_1 \times 2^1) + (x_0 \times 2^0)$$

Representation of $X = \{111\dots 10x_{k-1}x_{k-2}\dots x_1x_0\}$

$$X = -2^{n-1} + 2^{n-2} + \dots + 2^{k+1} + (x_{k-1} \times 2^{k-1}) + \dots + (x_0 \times 2^0)$$

$$2^{n-2} + 2^{n-3} + \dots + 2^{k+1} = 2^{n-1} - 2^{k+1}$$

$$-2^{n-1} + 2^{n-2} + 2^{n-3} + \dots + 2^{k+1} = -2^{k+1}$$

$$X = -2^{k+1} + (x_{k-1} \times 2^{k-1}) + \dots + (x_0 \times 2^0)$$

Consider the multiplication of some multiplicand by (-6). In two's complement representation, using an 8-bit word, (-6) is represented as

11111010.


$$-6 = -2^7 + 2^6 + 2^5 + 2^4 + 2^3 + 2^1$$

$$M * (11111010) = M * (-2^7 + 2^6 + 2^5 + 2^4 + 2^3 + 2^1)$$

$$M * (11111010) = M * (-2^3 + 2^1)$$


$$M * (11111010) = M * (-2^3 + 2^2 - 2^1)$$





Multiplier		Version of multiplicand selected by bit i
Bit i	Bit $i - 1$	
0	0	$0 \times M$
0	1	$+ 1 \times M$
1	0	$- 1 \times M$
1	1	$0 \times M$

Figure 9.12 Booth multiplier recoding table.



$ \begin{array}{r} 0111 \\ \times 0011 \\ \hline 11111001 \\ 00000000 \\ 000111 \\ \hline 00010101 \end{array} $	$ \begin{array}{r} (0) \\ 1-0 \\ 1-1 \\ 0-1 \\ (21) \end{array} $
$ \begin{array}{r} 0111 \\ \times 1101 \\ \hline 11111001 \\ 0000111 \\ 111001 \\ \hline 11101011 \end{array} $	$ \begin{array}{r} (0) \\ 1-0 \\ 0-1 \\ 1-0 \\ (-21) \end{array} $

(a) $(7) \times (3) = (21)$

(b) $(7) \times (-3) = (-21)$

$ \begin{array}{r} 1001 \\ \times 0011 \\ \hline 00000111 \\ 00000000 \\ 111001 \\ \hline 11101011 \end{array} $	$ \begin{array}{r} (0) \\ 1-0 \\ 1-1 \\ 0-1 \\ (-21) \end{array} $
$ \begin{array}{r} 1001 \\ \times 1101 \\ \hline 00000111 \\ 1111001 \\ 000111 \\ \hline 00010101 \end{array} $	$ \begin{array}{r} (0) \\ 1-0 \\ 0-1 \\ 1-0 \\ (21) \end{array} $

(c) $(-7) \times (3) = (-21)$

(d) $(-7) \times (-3) = (21)$

Figure 9.14 Examples Using Booth's Algorithm



Exercise

- Given x and y in two's complement notation i.e., $x=0101$ and $y=1010$, compute the product $p=x*y$ with Booth's algorithm
- Use the Booth algorithm to multiply 23 (multiplicand) by 29 (multiplier), where each number is represented using 6 bits



Division




Figure 9.15 Example of Division of Unsigned Binary Integers






Figure 9.16 Flowchart for Unsigned Binary Division

The algorithm assumes that the divisor V and the dividend D are positive and that $|V| \leq |D|$ or $|V| < |D|$. If $|V| = |D|$, then the quotient $= 1$ and the remainder $= 0$. If $|V| > |D|$, then $Q = 0$ and $R = D$. The algorithm can be summarized as follows:



1. Load the two's complement of the divisor into the M register; that is, the M register contains the negative of the divisor. Load the dividend into the A, Q registers.


The dividend must be expressed as a $2n$ -bit positive number. Thus, for example, the 4-bit 0111 becomes 00000111.

2. Shift A, Q left 1 bit position.
3. Perform This operation subtracts the divisor from the contents of A.
4. a. If the result is nonnegative (most significant bit of A = 0), then set $Q_0 = 1$
b. If the result is negative (most significant bit of A = 1), then set $Q_0 = 0$, and restore the previous value of A.
5. Repeat steps 2 through 4 as many times as there are bit positions in Q.
6. The remainder is in A and the quotient is in Q.

Example of Restoring Twos Complement Division (7/3)



A	Q	
0000	0111	Initial value
0000	1110	Shift
<u>1101</u>		Use twos complement of 0011 for subtraction
1101		Subtract
0000	1110	Restore, set $Q_0 = 0$
0001	1100	Shift
<u>1101</u>		
1110		Subtract
0001	1100	Restore, set $Q_0 = 0$
0011	1000	Shift
<u>1101</u>		
0000	1001	Subtract, set $Q_0 = 1$
0001	0010	Shift
<u>1101</u>		
1110		Subtract
0001	0010	Restore, set $Q_0 = 0$



$$\begin{array}{r}
 10 \\
 11 \overline{) 1000} \\
 \underline{11} \\
 10
 \end{array}$$




Figure 9.24 A restoring division example.



Consider the following examples of integer division with all possible combinations of signs of D and V :

$$D = 7 \quad V = 3 \quad \Rightarrow \quad Q = 2 \quad R = 1$$

$$D = 7 \quad V = -3 \quad \Rightarrow \quad Q = -2 \quad R = 1$$

$$D = -7 \quad V = 3 \quad \Rightarrow \quad Q = -2 \quad R = -1$$

$$D = -7 \quad V = -3 \quad \Rightarrow \quad Q = 2 \quad R = -1$$

The reader will note from Figure 9.17 that $(-7)/(3)$ and $(7)/(-3)$ produce different remainders. We see that the magnitudes of Q and R are unaffected by the input signs and that the signs of Q and R are easily derivable from the signs of D and V . Specifically, $\text{sign}(R) = \text{sign}(D)$ and $\text{sign}(Q) = \text{sign}(D) \times \text{sign}(V)$. Hence, one way to do twos complement division is to convert the operands into unsigned values and, at the end, to account for the signs by complementation where needed. This is the method of choice for the restoring division algorithm [PARH00].



Exercise

- Divide 145 by 13 in binary twos complement notation, using 12-bit words. Use the restoring division algorithm



Reference

William Stallings, “Computer Organization and Architecture – Designing for Performance”, 9th edition, PHI, 2015.