


Limitation of asynchronous counters



Limitations: 1. Not suitable for high frequency applications
2. Not suitable for higher mod counters

Synchronous counter design

All the flip flops are clocked simultaneously using same clock.


Suitable for high frequency applications

 Designed using sequential circuit design process which can be used for any synchronous circuit designs

1. Design 2-bit synchronous binary UP counter using T ffs

• Counter states: $00 \rightarrow 01 \rightarrow 10 \rightarrow 11$

State diagram




State table

Present state		Next state		Flip-flop inputs		
A ₁	A_0	A_1^{\dagger}	A_0^{\dagger}	TA ₁	TA ₀	
0	0	0	1	0	1	
0	1	1	0	1	1	
1	0	1	1	0	1	
_1	1	0	0	1	1	

$$TA_1 = A_0$$

$$TA_0 = 1$$

2-bit synchronous binary UP counter using JK ffs: circuit diagram



2. Design 2-bit synchronous binary UP counter using JK ffs

2-bit synchronous binary UP counter using JK ffs contd..

3. Design 3-bit synchronous binary UP counter (MOD 8)using SR ffs

3-bit synchronous binary UP counter (MOD 8)using SR ffs

4. Draw the circuit of 3-bit synchronous binary up counter (MOD 8) using T ffs

 Analyse the previous examples and draw the circuit directly without the design steps. 5. Design 2-bit synchronous binary down counter (MOD 4) using D ffs

2-bit synchronous binary down counter (MOD 4) using D ffs

6. Design 3-bit synchronous binary down counter (MOD 4) using D ffs

7. Design decade (BCD) synchronous up counter (MOD 10)using T ffs


• $(0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow 0)$

Decade (BCD) synchronous up counter contd..



Synchronous counter design


- All the flip flops are clocked simultaneously using same clock.
- Suitable for high frequency applications
- Designed using sequential circuit design process which can be used for any synchronous circuit designs



8. Design 3-bit gray code counter using JK ffs

Not State fabre Born Gray Born Gray	St. up	Counting	3611	> 3 JK	. flytlop	2
De Chrank Gray Code from - from the		n countrie	r	N5B	_	LSB
2 010 011 (D) 3 Secondal.		present state	Next-State	Je Kz	J, K, 3	Toko
) 3 011 010 34B 5		Q2 Q, Q6	620,00			
(0)	₽ ſ\re	000	501	0 ×	O X	1 x
6 10 10 1	601	0 0 1	0 1 1	X O	ιχ	× 0 ~
- 1 1 1 1 months	w3	Ó / /	0 / 0	۷ ×	XO	× 1 ~
8 Const pe ve breserving	m ₂	0 / 0	\ \ \ \	ι×	× O	o x ~
	m L	110	(\ \ 1)	X O	× 0	1 x ~
3-61- Gray code up country down country	ብን	 	(0)	X D	× (× 0 ~
(100) (000)	നൃ	101	100	X O	ð X	×I
Jup- Lounting	ന4	0 0 1	000	火丨	0 X	8 x L
(100)	Dr. Nort	Z K from	fuctor the	be eq	met that	JZEZ JA TOKO
State diagram	0->0		w.	001	00/	Ox ox lx
Stall	0	I (I) (O)X 5-16	M L M 3	6)	010	XO 6X XO
	100	× (1) (1) Research	- cn	100	000	X A A A X A X X X X X X X X X X X X X X
	l → 1	3 0 100	പ	6 110	111	X
		XO OO Set				20 21 20


Design 3-bit synchronous counter to count according to the given sequence using D ffs.







Design 3-bit synchronous counter to count according to the given sequence using D ffs. All the <u>undefined states</u> should go to state 0.---Self correcting counters.

• $0 \rightarrow 5 \rightarrow 2 \rightarrow 6 \rightarrow 7 \rightarrow 0$








please Dow Me arail


$$D_1 = 6_1 \overline{Q}_0 + G_2 \overline{Q}_1 O_0$$

Design 3-bit synchronous counter to count according to the given sequence using D ffs. All the undefined states should go to next valid/defined state.





9. Design a 3-bit up/down synchronous binary counter using T ffs Active Low Active Low

 If control input up/down = 0, counter should count upwards from the present count or else it has to count downwards from the present count.




3-bit up/down synchronous binary counter using T ffs






74193 IC: 4-bit up/down synchronous counter






74193 IC: 4-bit up/down synchronous counter









 \int = LOW-to-HIGH Clock Transition

Design a MOD-16 binary UP counter using 74193 IC







Design a MOD 16 binary DOWN counter using 74193 IC (4-bit binary down touring) Clock sheld be give IPD A HIGH Level on MR Resets the output or 0000

Please Note


D0 2







(| | |


Design a 2-digit hexadecimal UP counter (00-FF H) using 74193 IC







Design a 2-digit hexadecimal UP counter (18H-99 H) using 74193 IC





Design a 2-digit hexadecimal DOWN counter (A1H-23 H) using 74193 IC





Counters with parallel load(Presettable)

- Flip flops will have an additional asynchronous input referred as 'load', which may be active high or low.
- For active low 'load' input, if load =0, flip flop should be loaded with external input bit P else output should change according to other synchronous/asynchronous inputs.
- This feature enables the counter to have parallel load capability for transferring an external input /data /count into the counter.

Flip flop with parallel load: design

Design an presettable asynchronous counter to count between the limits $(3)_{16}$ to $(B)_{16}$ using T-ffs

Design an presettable synchronous counter to count between the limits $(3)_{16}$ to $(B)_{16}$ using T-ffs

Design an asynchronous counter to count between the limits (3)₁₆ to (N)₁₆, N is a single digit hexadecimal number with value > (3)₁₆. Using 7485 IC, 4-bit asynchronous counter (with parallel load) block diagram and external gates..

• Questions: ?