
Synchronous counters

- Limitations of asynchronous counters
- Synchronous counter design
- Synchronous counter IC

Limitation of asynchronous counters



Limitations: 1. Not suitable for high frequency applications

2. Not suitable for higher mod counters

Synchronous counter design


All the flip flops are clocked simultaneously using same clock.

Suitable for high frequency applications


 Designed using sequential circuit design process which can be used for any synchronous circuit designs 1. Design 2-bit synchronous binary UP counter using T ffs

■ Counter states. $00 \rightarrow 01 \rightarrow 10 \rightarrow 11$


State diagram




State	tab	le 🔪




2-bit synchronous binary UP counter using T ffs: circuit diagram




2. Design 2-bit synchronous binary UP counter using JK ffs




2-bit synchronous binary UP counter using JK ffs contd...



3. Design 3-bit synchronous binary UP counter (MOD 8) using SR ffs




3-bit synchronous binary UP counter (MOD 8)using SR ffs



4. Draw the circuit of 3-bit synchronous binary up counter (MOD 8) using T ffs

Analyse the previous examples and draw the circuit directly without the design steps. 5. Design 2-bit synchronous binary down counter

(MOD 4) using D ffs




P.5	N.Š			
0,00	Q, Qo	D1 D6		
00	1 1			
0 1	0 0	0 0		
10	01	0 1		
	10	10		


$$\mathcal{D}_{1} = \mathcal{D}_{0} = \mathcal{D}_{0}$$

2-bit synchronous binary down counter (MOD 4) using D ffs


6. Design 3-bit synchronous binary down counter (MOD 4) using




7. Design decade (BCD) synchronous up counter (MOD 10) using T ffs



Decade (BCD) synchronous up counter contd..





Questions: ?