





Shift registers and shift register counters

Registers




- Register is a group of flip flops (D, or SR, or JK)
- Each flip flop can store one-bit data. n-bit register can hold n-bit data.
- There are two ways to shift the data into the register and two ways to shift the data out of the register.
- Accordingly: 4 categories of shift register are
 - Serial in Serial out (SISO)
 - Serial In parallel out (SIPO)
 - Parallel in Serial out (PISO)
 - Parallel in parallel out (PIPO)



SISO and SIPO Register

- Simple 4-bit shift register is shown below (Reset is nothing but clear input)
- Register is cleared using reset/clear input.
- It can be used as Serial-in serial out (at Q_D) and Serial-in parallel out shift register.




Ex: Look
In a n-bit shift register
there requires n-clock pulses
to store the n-bit data
serially
at 1st clock pulse
1st bit (LSB) is available
at 1st clock pulse
2nd bit
3rd bit
4th bit

there requires (2n-1)


clock pulses

for completely shift out
data serially at
output



www.peteris.com


4-bit shift register (Serial-in)



with n -bit shift register
→ parallel
2 n -bit
→ n -bit serial


Serial output

SISO and SIPO Register using JK ffs



□ 1b

memory unit






n-bit data
→ shift-right - 1
shift-left by 1 bit

SISO and SIPO register with shift left

1 0 1 1 → shift Right
LSB for 1-MSB
MSB for 1

← MSB 0 1 1 LSB

after shift serial Left right



Q_0 Q_1 Q_2 Q_3

shift Right 1 →

shift Left



← 1

Register with parallel load (PISO or PIPO)

4-bit register with parallel load

if $Load = 0$ No loading ff's must retain previous state

if $Load = 1$ ff's should be loaded with input data I



$$D_n = Q_n \bar{Load} + I_n Load$$

$$\text{Load} = 0 \quad D_n = Q_n + I_n \cdot 0$$

$D_n = Q_n$ Returns next clock pulse $Q_n = Q_n$
Load = 1

$$D_n = Q_n \cdot 0 + I_n \cdot 1$$

$$D_n = I_n$$

next clock pulse $Q_n = I_n$

parallel out

Send out

4-bit bidirectional shift register using D/SR/JK ffs


- If shift left/right = 0, shift right else shift left...

left/right-

0 → right shift
1 → left shift

- Solve it by yourself...**

left/right-			D ₀	D ₁	D ₂	% left shift
0	I	I ₀	Q ₀	Q ₁	Q ₂	
1		Q ₁	Q ₂	I ₀	Q ₁	




4-bit universal shift register

External
Control input


Mode Control		Register Operation
S1	S0	
0	0	No change
0	1	Shift right
1	0	Shift left
1	1	Parallel load

or previous state

External parallel Data
loaded onto the n-bit
register





4-bit universal shift register



Shift register counters:

- Ring counter
- Johnson counter / Twisted-ring counter




Initial data stored in registers are shifted in a circular manner

n -bit shift register with n -clock pulses - original sequence/state reappears

However there are risks

0000
1111

Ring counter



Set one stage, clear three stages

1 0 0 0
0 1 0 0
0 0 1 0
0 0 0 1

Not to use
0000
1111




1010
0101

Clock Cycle	Q ₁	Q ₂	Q ₃	Q ₄
1	1	0	0	0
2	0	1	0	0
3	0	0	1	0
4	0	0	0	1
5	1	0	0	0
6	0	1	0	0
.
.

Bit-pattern repeats
for every 4 clock cycles

Johnson counter / Twisted-ring counter


Q_A	Q_B	Q_C	Q_D
0	0	0	0
1	0	0	0
1	1	0	0
1	1	1	0
1	1	1	1
0	1	1	1
0	0	1	1
0	0	0	1
repeat			



Johnson counter / Twisted-ring counter using JK ffs

0 0 0 0

2^n



0 0 0 0