# DECODERS AND ENCODERS CONTD

STUDENTS ARE ADVISED TO WRITE DOWN THE NOTES FOR EVERY LECTURE

NOV. 2ND 2021(10.30 AM TO 12.30 PM)

Realize $f1(x,y,z) = \Pi M(1,3,6,7)$ using $= \Sigma m(0,2,4,5) \Rightarrow OR$
a. 3-to-8 line decoder with active high output and suitable gates
b. 74138 decoder and suitable gates

Design a code converter to convert a decimal digit represented in 84-2-1 code to a decimal digit represented in excess-3 code using 74138 decoder and external gates..

→ complete the truthtable

8 4 −2 −1 A B C D				Excess−3 e3 e2 e1 e0			
0	0	0 0	0	0	0	1	1
0	1	1 1	7	0	1	0	0
0	1	1 0	6	0	1	0	1
0	1	0 1	5	0	1	1	0
0	1	0 0	4	0	1	1	1
1	0	1 1	11	1	0	0	0
1	0	1 0	10	1	0	0	1
1	0	0 1	9	1	0	1	0
1	0	0 0	8	1	0	1	1
1	1	1 1	15	1	0	0	0

$e_3 = A$

$e_3 = \Sigma m (0,1,2,3,4) = \pi M ($ 5 terms$)$
  8, 9, 10, 11, 15

$e_2 = \Sigma m (0,5,6,7,8) = B$
  4, 5, 6, 7, 15

$e_1 = \Sigma m (1,2,5,6,9) = \overline{C}$
  0, 4, 5, 8, 9

$e_0 = \Sigma m (1,3,5,7,9) = \overline{D}$
  0, 4, 6, 8, 10

$e_3 (A, B, C, D)$

Code converter design….

A B C D(LSB)
(MSB)

A B C D(LSB) — wait, let me read.

$e_3 = \Sigma m ($

$e_2 = \Sigma m ($

$e_1 = \Sigma m ($

$e_0 = \Sigma m ($

e_3

e_2

e_1

e_0

Y0

Y8

Y15

Y7

MSB
LSB 74138

G1
G2A
G2B
Vcc

MSB
74138
LSB

G1
G2A
G2B

A

B
C
D

0 1 2 3
4 5 6 7

0 1 2 3
4 5 6 7

Y8
Y9
Y10
Y11
Y15)

Y4
Y5
Y6
Y7
Y15

Y0
Y4
Y5
Y8
Y9

Y0
Y4
Y6
Y8
Y10

1 3 5 7 9

Code converter design…

Design f(x,y,z) = x' + y'z using 3-to-8 line decoder and external gates.

$\overset{MSB}{f}(x,y,z) =$ $\overline{assumed\ as\ active\ high\ o/p}$

Minterms for x' ($x=0$, $y=z=$ don't care) $= \sum m(0,1,2,3)$

$$\begin{array}{cc} x & yz \\ 0 & 0\ 0 \\ 0 & 0\ 1 \\ 0 & 1\ 0 \\ 0 & 1\ 1 \end{array}$$

$\overline{y}z$ ($x = 0$ or 1, $y = 0$ & $z = 1$) = 1, 5

001, 101

$f(x,y,z) = \overline{x} + \overline{y}z = \sum m(0,1,2,3,5) = \pi M(4,6,7)$

↗

Can also be written from truth table

ENCODER:

- Combinational circuit that performs inverse operation of a decoder.

- Encoder has 2^n (or fewer) input lines and n output lines. Ex: 4-to-2 line, 8-to-3 line…etc

- 4-to-2 encoder is given below:

2^n to 2

Truth table

Inputs				Outputs	
D_0	D_1	D_2	D_3	x	y
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

$X = D_2 + D_3$

$Y = D_1 + D_3$

Circuit

D_2

D_3

X

D_1

D_3

Y

Write the truth table and circuit for 8-to-3 line encoder

$$X = D_4 + D_5 + D_6 + D_7$$

$$Y = D_2 + D_3 + D_6 + D_7$$

$$Z = D_1 + D_3 + D_5 + D_7$$

D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	X	Y	Z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

D4, D5, D6, D7 → OR gate → X

D2, D3, D6, D7 → OR gate → Y

D1, D3, D5, D7 → OR gate → Z

Design a 4 –to-2 line priority encoder

$$D_0 < D_1 < D_2 < D_3$$

| D_0	D_1	D_2	D_3	X	Y	V (Valid)
0	0	0	0	φ	φ	0
1	0	0	0	0	0	1
φ	1	0	0	0	1	1
φ	φ	1	0	1	0	1
φ	φ	φ	1	1	1	1

$$V = D_0 + D_1 + D_2 + D_3$$

$$X = D_3 + D_2 \overline{D_3} = D_2 + D_3$$

$$Y = D_1 \overline{D_2} \, \overline{D_3} + D_3 = D_3 + D_1 \overline{D_2}$$

4-to-2 line priority encoder contd…

- Any questions?