



# Synchronous counters

- Limitations of asynchronous counters
- Synchronous counter design
- Synchronous counter ICs

# Synchronous counter design


- All the flip flops are clocked simultaneously using same clock.
- Suitable for high frequency applications
- Designed using sequential circuit design process which can be used for any synchronous circuit designs

# 8. Design 3-bit gray code counter using JK ffs

Next State table

Decimal Number	3-bit Binary	3-bit Gray Code
0	000	000
1	001	001
2	010	011
3	011	010
4	100	110
5	101	111
6	110	101
7	111	100

8  
9  
cannot be represented using only 3 bits




1. up counting  
2. down counting

3 bit → 3 JK flipflops

	present state	Next State	J <sub>2</sub> K <sub>2</sub>	J <sub>1</sub> K <sub>1</sub>	J <sub>0</sub> K <sub>0</sub>
	Q <sub>2</sub> Q <sub>1</sub> Q <sub>0</sub>	Q <sub>2</sub> Q <sub>1</sub> Q <sub>0</sub>			
m <sub>0</sub>	0 0 0	0 0 1	0 X	0 X	1 X ✓
m <sub>1</sub>	0 0 1	0 1 1	0 X	1 X	X 0 ✓
m <sub>3</sub>	0 1 1	0 1 0	0 X	X 0	X 1 ✓
m <sub>2</sub>	0 1 0	1 1 0	1 X	X 0	0 X ✓
m <sub>6</sub>	1 1 0	1 1 1	X 0	X 0	1 X ✓
m <sub>7</sub>	1 1 1	1 0 1	X 0	X 1	X 0 ✓
m <sub>5</sub>	1 0 1	1 0 0	X 0	0 X	X 1 ✓
m <sub>4</sub>	1 0 0	0 0 0	X 1	0 X	0 X ✓

pre	Next	J	K	from function table of JK	pre	Next State	J <sub>2</sub> K <sub>2</sub>	J <sub>1</sub> K <sub>1</sub>	J <sub>0</sub> K <sub>0</sub>
0 → 0	0 0 0	0	0	X	m <sub>0</sub>	0 0 0	0 X	0 X	1 X
0 → 1	0 0 1	0	0	X	m <sub>1</sub>	0 0 1	0 X	1 X	X 0
1 → 0	1 0 0	1	0	X	m <sub>2</sub>	0 1 0	1 X	X 0	0 X
1 → 1	1 0 1	X	0	0	m <sub>3</sub>	0 1 1	0 X	X 0	X 1
					m <sub>4</sub>	1 0 0	X 1	0 X	0 X
					m <sub>5</sub>	1 0 1	X 0	0 X	X 1
					m <sub>6</sub>	1 1 0	X 0	X 0	1 X
					m <sub>7</sub>	1 1 1	X 0	X 1	X 0



# 3-bit gray code counter using JK ffs

$$J_2 \begin{matrix} Q_2 \\ Q_1 \\ Q_0 \end{matrix}$$

0	0	0	1
0	x	x	x
1	x	x	x

$$J_2 = \bar{Q}_1 Q_0$$

$$K_2 \begin{matrix} Q_2 \\ Q_1 \\ Q_0 \end{matrix}$$

0	x	x	x
1	1	0	0
1	0	0	0

$$K_2 = \bar{Q}_1 \bar{Q}_0$$

$$J_1 \begin{matrix} Q_2 \\ Q_1 \\ Q_0 \end{matrix}$$

0	1	x	x
0	0	x	x
1	0	x	x

$$J_1 = \bar{Q}_2 Q_0$$

$$K_1 \begin{matrix} Q_2 \\ Q_1 \\ Q_0 \end{matrix}$$

x	x	0	0
x	x	1	0
x	1	0	0

$$K_1 = Q_2 Q_0$$

$$J_0 \begin{matrix} Q_2 \\ Q_1 \\ Q_0 \end{matrix}$$


1	x	x	0
0	x	x	1
0	x	1	1

$$J_0 = \bar{Q}_2 \bar{Q}_1 + Q_2 Q_1$$

$$K_0 \begin{matrix} Q_2 \\ Q_1 \\ Q_0 \end{matrix}$$

x	0	1	x
x	1	0	x
1	0	0	1

$$K_0 = \bar{Q}_2 Q_1 + Q_2 \bar{Q}_1$$



Tutorial or Work-out question for you

Design 3-bit Gray code down counter using JK flipflop

## 9. Design a 3-bit up/down synchronous binary counter using T ffs

- If control input up/down = 0, counter should count upwards from the present count or else it has to count downwards from the present count.

External control signal

if the question is rewritten as, "design a 3-bit up/down counter using T FF"

up/down  $\Rightarrow$  0/1 PS

Design	Y	Present state $Q_2 Q_1 Q_0$	Next state $Q_2 Q_1 Q_0$	$T_2$	$T_1$	$T_0$
up counter	0	0 0 0	0 0 1	0	0	1
	0	0 0 1	0 0 0	0	1	1
	0	0 1 0	0 1 1	0	0	1
	0	0 1 1	1 0 0	1	1	1
	0	1 0 0	1 0 1	0	0	1
	0	1 0 1	1 1 0	0	1	1
	0	1 1 0	1 1 1	0	0	1
	0	1 1 1	0 0 0	1	1	1
down counter	1	0 0 0	1 1 1	1	1	1
	1	0 0 1	0 0 0	0	0	1
	1	0 1 0	0 0 1	0	0	1
	1	0 1 1	0 1 0	0	0	1
	1	1 0 0	1 0 1	0	0	1
	1	1 0 1	1 1 0	0	0	1
	1	1 1 0	1 1 1	0	0	1
	1	1 1 1	0 0 0	1	1	1

$$T_0 = 1$$

$$T_1 = \bar{Y}Q_0 + Y\bar{Q}_0$$

$$T_2 = \bar{Y}Q_1Q_0 + Y\bar{Q}_1\bar{Q}_0$$

$T_2$   $Q_1 Q_0$


$Y Q_2$	00	01	11	10
00	0	0	1	0
01	0	0	1	0
11	1	0	0	0
10	0	0	0	0

$T_2 = \bar{Y}Q_1Q_0 + Y\bar{Q}_1\bar{Q}_0$

$Y Q_2$	00	01	11	10
00	0	1	1	0
01	0	1	1	0
11	1	0	0	1
10	0	0	0	1

$T_1 = \bar{Y}Q_0 + Y\bar{Q}_0$


# 3-bit up/down synchronous binary counter using T ffs



$$T_2 = \bar{Y} Q_1 Q_0 + Y \bar{Q}_1 \bar{Q}_0$$

$$T_1 = \bar{Y} Q_0 + Y \bar{Q}_0$$

$$\underline{T_0 = 1}$$




# Design 3-bit synchronous counter to count according to the given sequence using D ffs.

used states & counting

• 0 → 5 → 2 → 6 → 7 → 0

unused states: 1, 3, 4,



	PS	NS	$D_2 D_1 D_0$		
	$Q_2 Q_1 Q_0$	$Q_2 Q_1 Q_0$			
$m_0$	000	101	1	0	1
$m_1$	001	XXX	X	X	X
$m_2$	010	110	1	1	0
$m_3$	011	XXX	X	X	X
$m_4$	100	XXX	X	X	X
$m_5$	101	010	0	1	0
$m_6$	110	111	1	1	1
$m_7$	111	000	0	0	0

$D_2 = \overline{Q_0}$

$Q_2$	$Q_1$	$Q_0$	$D_2$
0	0	0	1
0	0	1	X
0	1	0	X
0	1	1	1
1	0	0	X
1	0	1	0
1	1	0	1
1	1	1	1

$D_1 = Q_1 \oplus Q_0$

$Q_2$	$Q_1$	$Q_0$	$D_1$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

$D_0 = \overline{Q_2} \overline{Q_1} + Q_2 \overline{Q_0}$

$Q_2$	$Q_1$	$Q_0$	$D_0$
0	0	0	1
0	0	1	X
0	1	0	X
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

$$\underline{D_2 = \overline{Q_0}}$$


$$D_1 = Q_1 \overline{Q_0} + \overline{Q_1} Q_0$$

$$\underline{D_1 = Q_1 \oplus Q_0}$$

$$D_0 = \overline{Q_2} \overline{Q_1} + Q_2 \overline{Q_0}$$


$$\text{or}$$

$$\underline{D_0 = \overline{Q_2} \overline{Q_1} + Q_2 \overline{Q_0}}$$



Q. Design 3-bit synchronous counter to count according to the given sequence using D ffs. All the undefined states should go to state 0.---Self correcting counters.

• 0→5→2→6→7→0



P.S	N.S
$Q_2 Q_1 Q_0$	$Q_2 Q_1 Q_0$
0 0 0	→ 1 0 1
0 0 1	→ <u>0 0 0</u>
0 1 0	→ 1 1 0
0 1 1	→ <u>0 0 0</u>
1 0 0	→ <u>0 0 0</u>
1 0 1	→ 0 1 0
1 1 0	→ 1 1 0
1 1 1	→ 0 0 0

Correction

— 1 —  
— 1 —

$D_2$	$D_1$	$D_0$
1	0	1
0	0	0
1	1	0
0	0	0
0	0	0
0	1	0
0	1	0
0	0	0

$$D_0 = \overline{Q_2} \overline{Q_1} \overline{Q_0}$$

$$D_1 = m_2 + m_5 + m_6$$

$Q_2$	$Q_1$	$Q_0$	
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

$$D_1 = Q_2 \overline{Q_1} \overline{Q_0} + \overline{Q_2} Q_1 Q_0$$

$$D_2 = Q_1 \overline{Q_0} + \overline{Q_2} \overline{Q_0}$$

$Q_2$	$Q_1$	$Q_0$	
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

$$D_2 = Q_1 \overline{Q_0} + \overline{Q_2} \overline{Q_0}$$



please Draw the circuit

$$D_0 = \overline{Q_2} \overline{Q_1} \overline{Q_0}$$

$$D_1 = Q_1 \overline{Q_0} + Q_2 \overline{Q_1} Q_0$$

$$\underline{\underline{D_2 = Q_1 \overline{Q_0} + \overline{Q_2} \overline{Q_1} Q_0}}$$

Design 3-bit synchronous counter to count according to the given sequence using D ffs. All the undefined states should go to next valid/defined state.

•  $0 \rightarrow 5 \rightarrow 2 \rightarrow 6 \rightarrow 7 \rightarrow 0$

next Valid code for unused code


		<u>Next Valid code</u>		<u>Downwards</u>
	001	$\rightarrow$ 010	Assigning we are going <u>upwards</u>	000
	011	$\rightarrow$ 101		010
	100	$\rightarrow$ 101		010

what is Defined state Ex. all unused codes go to valid code  
say 110

# 74193 IC: 4-bit up/down synchronous counter

MSB  $Q_D$   $Q_C$   $Q_B$   $Q_A$  LSB

## Dual-In-Line Package



$Q_D$  is the MSB and  $Q_A$  is the LSB

Count up/CP<sub>u</sub>: count up clock input

Count down/CP<sub>D</sub>: count down clock input




LOAD: Asynchronous parallel load (active low) → use to load given value

CLEAR: Asynchronous master reset input


T<sub>cu</sub> CARRY: Terminal count up output

T<sub>cd</sub> Borrow: Terminal count down

Data inputs: Parallel data inputs



# 74193 IC: 4-bit up/down synchronous counter



Normal  
working  
of 74193

**MODE SELECT TABLE**

MR	PL	CP <sub>U</sub>	CP <sub>D</sub>	MODE
H	X	X	X	Reset (Asyn.)
<u>L</u>	L	X	X	Preset (Asyn.) → preset values on D, C, B, A
L	H	H	H	No Change
L	H	⌋	H level	Count Up ✓
L	H	H level	⌋	Count Down ✓

L = LOW Voltage Level



H = HIGH Voltage Level

X = Don't Care


⌋ = LOW-to-HIGH Clock Transition

→ preset values on  
D, C, B, A  
Q0, Q1, Q2, Q3

Ex1: Design a MOD 16 binary UP counter using 74193 IC



0000



mod 16

mod 16

0000 0000 → 0  
to  
1111 1111 → 16  
16 x 16