



Sequential circuits:

Outputs are dependent on current inputs and previous outputs.



• Clock Signal: Is a periodic rectangular pulse train or a square wave.



• Two types of sequential circuits:

Asynchronous sequential circuits:

The output of the logic circuits can change state at any time when one or more of

the inputs change.




The exact times at which any output can change states are determined by a signal called the clock.

Clock

- Flip Flop:
 - Is a binary storage element capable of storing one bit of information
- · Latch: want within Hipphop
 - Basic type of flip flop is referred as Latch

NAND Latch (Active Low latch)



	SE	R	BO-+1 = BU-)
	Stor 1		Q(LA) = 0
1	SET =	- 0	a

2

NAND

Latch

SET

RESET

RESET


—— u	
Q(40= 1	
B(1-1)2 0	
Stern Jeach	

Function table					
SET					
0	0	Indeterminate state			
()	1	Set <i>⊘≥/</i>			
1 🗸	0~	Reset 🗢 🛎			
1	1	No Change			


step - time coul


	Pate	\ -	(tall
	Q(t-1)	Q(t)	Q'(t)
ì	0	1	1
	1	1	1
	0	1	0
	1	1	0
	0	0	1
	1	0	1
	0	0	1
	1	1	0

Preu roul-



NOR Latch (Active high Latch)






						_
	SET	RESET	2Q(t).	Q(t+1)	Q'(t+1)	
) o	7 0	0	→ - O R	atans provo	ح. حا
	0	0	1	1.	0 –	
	P	1	0 7	0	1	
	0	1.	1	0	1	\Rightarrow
A	1	0	0	1 Se	<u>k</u> 0	
	1	0	1	1	0	
& 13	.1	1	0	0	0	
\$	1	1	1	0	0	

Q(t-1)	Q(t)	Q'(t)
0 .	0	1
1	1	0
0	0	1
1	0	1
0	1	0
1	1	0
0	0	0
1	0	0

		function table
SET	RESET	Output
0	0	No Change M state
0	1	Reset Rosel-s
1	0.	Set
1	. 1	Indeterminate F 00


SR Flip Flop using NAND latch



SR Flip Flop using NAND latch

	Func	tion Table	for se pythop
Clk	S	R	Output
0	Χ	X	No Change_
1	0	0	No Change
1	0	1	Reset
1	1	0.	Set
1	1	1	Indeterminate

Equation	for SET	and RESET
----------	---------	-----------



11			Exci	tation Ta	able	Y	-2
CK=	Clk	S ₋	R	Q(t)	Q(t+1)	SET	RESET
	0	0,	0	0,	0	1	Х
O	0	0	0	1) 1	Х	1
(S ·	0 - 1	0 .	1	0) 0	1	X
O	0	0	1	1) 1	X.	1
<u>^</u>	0	1.	0,	0 /) 0	L	λ
<i>O</i> -	0	1	0	1) i	×	1
()	0	1,	1	0	0	L	X
	0	1	1	1 —) 1	×	1
1	1	0	0	0 2	0 <u>ei</u> n	1	Х
•	1	. 0	0	1, -	<u> </u>	Х	1
1	. 1	O . ,	1	0 2	0	1	X
•	1	0	1	1	20	1	0
1	1	<u>1</u>	0	0	5 1	0	1
(1	1	0	1 /	1	X	1
1 .	, 1	1	1	0	A X	X	X
	1	1	1	1	X	X	X

Circuit:

Clk	۵	R	(J)	Q(+1)
D	X	×	No cho	enge _
1	O	0	(h) (h)	~ (h)
	0		0	1
1	l	O	1	\circ
	l	1	Inde	uminati

