

Department of Information & Communication Technology
MIT, Manipal

III Sem B. Tech (IT/CCE),
ICT 2154 Digital Systems / ICT 2171 Digital Systems and Computer Organization
In-sem Examination

Date: 15/12/2021

Max. Marks: 20

Write-up Time: 10.30 to 11.50am

Upload time: 11.50am to 12.00pm

Note to Students: Answer ALL Questions

Q1.	Design the following combinational circuit using single 7485IC, 7483IC and minimum number of full adder blocks. If $A > B$, $F = A + 4B$ Else $F = 4A - B$ Where A and B are 2-bit binary numbers.	3 Marks															
Q2.	Construct a hexadecimal up counter to count from 0 to 79H using minimum asynchronous ICs and external gates. Draw the logic diagram.	3 Marks															
Q3.	Design a 2-bit binary adder using 74151 ICs and minimum external gates.	3 Marks															
Q4.	<div> Function table defines the working of a fictitious AB flip flop. Design the AB flip flop using D flip flop and external gates. <table border="1" style="display: inline-table; vertical-align: middle;"> <thead> <tr> <th>A</th><th>B</th><th>Q(t+1)</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>Q</td></tr> <tr><td>0</td><td>1</td><td>Q'</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </tbody> </table> </div>	A	B	Q(t+1)	0	0	Q	0	1	Q'	1	0	1	1	1	0	3 Marks
A	B	Q(t+1)															
0	0	Q															
0	1	Q'															
1	0	1															
1	1	0															
Q5.	Design a JK flip flop using a basic NAND latch and gates.	4 Marks															
Q6.	Design a code converter to convert a decimal digit represented in 5 4 2 1 code to a decimal digit represented in self-complementary 8 4 -2 -1 code using minimum number of 3 to 8 decoders with active low output and active high enable input, and external gates.	4 Marks															