


DECODERS AND ENCODERS

STUDENTS ARE ADVISED TO WRITE DOWN THE NOTES FOR EVERY LECTURE

DECODER:

n to 2^n decoder.
 $n = \frac{\log}{\log 2} \frac{2^n}{2}$

- A combinational circuit
- Converts a binary information from n -input lines to a maximum of 2^n unique output lines (n -to- 2^n line decoder) and one or more enable inputs. Ex: 2-to-4 line, 3-to-8 line..etc
- In standard decoders, only one output line will be active at a time corresponding to the input binary combination.




2 to 4 → 2 to 2
3 to 8 → 3 to 3
4 to 16 → 4 to 4
5 to 32 → 5 to 5

2-to-4 line decoder

Active high o/p.

Circuit Diagram



Truth table

	A	B	D ₀	D ₁	D ₂	D ₃
0	0	0	1	0	0	0
1	0	1	0	1	0	0
2	1	0	0	0	1	0
3	1	1	0	0	0	1

$D_0 = \bar{A} \bar{B}$


$D_1 = \bar{A} B$

$D_2 = A \bar{B}$

$D_3 = A B$

2-to-4 line decoder with active low output & enable input

Active Low



(a) Logic diagram

E	A	B	D ₀	D ₁	D ₂	D ₃
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

(b) Truth table

$$D_3 = (\bar{E} + A + \bar{B}) = \bar{E} \cdot AB$$

$$D_0 = (\bar{E} + A + B) = \bar{\bar{E} \bar{A} \bar{B}}$$


$$D_1 = E + A + \bar{B} = \bar{\bar{E} \bar{A} B}$$

$$D_2 = (E + \bar{A} + B) = \bar{\bar{E} A \bar{B}}$$

Write the truth table ,logic diagram and block diagram of 3-to-8 line decoder

Active High O/P & Active high Enable.

Inputs				Outputs							
E	A	B	C	D0	D1	D2	D3	D4	D5	D6	D7
0	X	X	X	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1



Expressions for o/p variables

$$D_0 = E \cdot \bar{A} \bar{B} \bar{C}$$

$$D_1 = E \bar{A} \bar{B} C$$

$$D_2 = E \bar{A} B \bar{C}$$

$$D_3 = E \bar{A} B C$$


$$D_4 = E A \bar{B} \bar{C}$$

$$D_5 = E A \bar{B} C$$


$$D_6 = E A B \bar{C}$$

$$D_7 = E A B C$$


How do you input enable E to the circuit?



BLOCK DIAGRAM OF 3-TO-8 LINE DECODER



Discussion of 4-to-16 and 5-to-32 line decoders




$$D_0 = E \bar{A} \bar{B} \bar{C} \bar{D}$$

$$D_1 =$$

$$D_2 =$$

$$D_{15} =$$



$$D_0 = E \bar{A} \bar{B} \bar{C} \bar{D} \bar{E}$$

$$D_1 =$$


$$D_2 =$$

$$D_{31} =$$


Design 3-to-8 line decoder using minimum number of:

1. 2-to-4 decoders with enable input and one external gate
2. 2-to-4 ^{decoders}s with enable inputs only

design 3-to-8 line decoder using minimum number of:
2-to-4 decoders with enable input and one external gate




Design 3-to-8 line decoder using minimum number of 2-to-4 decoders only



Design 4-to-16 line decoder using minimum number of

1. 3-to-8 decoders with enable input and one external gate
2. Only 3-to-8 and 2-to-4 line decoders with enable inputs
3. Only 2-to-4 line decoders with enable inputs


Design 4-to-16 line decoder




A B C D F

0	0	0	0	D ₀
0	0	0	1	D ₁
0	0	1	0	D ₂
0	0	1	1	D ₃
0	1	0	0	D ₄
0	1	0	1	D ₅
0	1	1	0	D ₆
0	1	1	1	D ₇
1	0	0	0	D ₈
1	0	0	1	D ₉
1	0	1	0	D ₁₀
1	0	1	1	D ₁₁
1	1	0	0	D ₁₂
1	1	0	1	D ₁₃
1	1	1	0	D ₁₄
1	1	1	1	D ₁₅



Design 4-to-16 line decoder




Design 4-to-16 line decoder




74138 IC: 3-to-8 line decoder with active low output




74138 IC internal diagram




Design 4-to-16 decoder using minimum of 74138 ICs ONLY



Design 5-to-32 decoder with active low output using minimum of 74138 ICs and one external gate ONLY



Implement $f(A,B,C,D) = \sum m(0,2,4,6,9,10)$ using suitable decoder and external gates



Design a full adder using 3-to-8 line decoder and external gates

Inputs			Outputs	
A	B	C _{in}	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\text{Sum} = \Sigma(1, 2, 4, 7)$$

$$\text{Carry} = \Sigma(3, 5, 6, 7)$$

