



PIN FUNCTIONS Anet (Pin 1): Positive Differential Analog Input. D0 - D13 (Pins 12, 13, 14, 15, 16, 17, 18, 19, 22, 23, 24, 25, 26, 27); Digital Outputs. D13 is the MSB. A<sub>NN</sub>- (Pin 2): Negative Differential Analog Input. REFH (Plass 3), AIDO High Reference, Short together and bypass to pins 5, 6 with a 0.1µF ceramic chip capacitor as cices to the pin as possible. Also bypass to pins 5, 6 with an additional 2.2µF ceramic chip capacitor and to ground with a 1µF ceramic chip capacitor. OGND (Pin 20): Output Driver Ground. OV<sub>00</sub> (Pin 21): Positive Supply for the Output Drivers. Bypass to ground with 0.1µF ceramic chip capacitor. OV<sub>00</sub> can be 0.5V to 3.6V. was a full creamin chip cipacitime.

REF, (Files, 16, 10-CL) or Indexenso. Exchitophirus and 
physics bytes (1-4) and 1-4) and promotion procedure and 
physics bytes (1-4) and 1-4) and promotion procedure and 
physics bytes (1-4) and 1-4) and promotion procedure and 
physics bytes (1-4) and 1-4) and promotion procedure and 
physics bytes (1-4) and 1-4) and physics bytes (1-4) and 
physics bytes (1-4) and 1-4) and 
physics (1-4) and (1-4) and 
physics (1-4) and (1-4) and 
physics (1-4 an additional 22-pf centers chip capacitor and to ground with a Lipf craimate: Lipf capacitor. Was giften 3, 782; 3Y Sopph, Sypara to IAVO with 0.5pf craimate Capacitor (2014) possible of the capacitor of the Control of the Control of Control ASS (Figs. 2, no. 2 ones of source and sourc CLK (Pin 9): Clock input. The input sample starts on the positive edge. Clock Duty Cycle Stabilizer An optional clock duty cycle stabilizer circuit ensures high performance even if the input clock has a non 50% duty cycle. Using the clock duty cycle stabilizer is recommended for most applications. To use the clock duty cycle stabilizer, the MODE pin should be connected to Clock Duty MODE Pin **Output Format** Cycle Stablizer Offset Binary 1/3V<sub>DD</sub> or 2/3V<sub>DD</sub> using external resistors. This circuit uses the rising edge of the CLK pin to sample the analog input. The falling edge of CLK is ignored and Offset Binary On D1 13 D2 14 D3 15 D4 16 D5 18 D7 19 use always input. The saming edge of ULK is ignored and the internal falling edge is generated by a phase-locked loop. The input clock duty cycle can vary from 40% to 60% and the clock duty cycle stabilizer will maintain a constant 50% internal duty cycle. If the clock is turned off for a loop nated of these the duty cycle. 2's Complement On REFH REFH 2's Complement Off 5 REFL long period of time, the duty cycle stabilizer circuit will 6 REFL require a hundred clock cycles for the PLL to lock onto the input clock. D7 22 D8 23 D9 23 D10 24 D11 25 D12 26 Q D13\_(MSB) 27 TIMING DIAGRAM For applications where the sample rate needs to be changed 9 CLK quickly, the clock duty cycle stabilizer can be disabled. If the duty cycle stabilizer is disabled, care should be taken to make the sampling clock have a 50% ( $\pm 5\%$ ) duty cycle. Timing Diagram 10 SHDN DIGITAL OUTPUTS 11 OE MODE Table 1 shows the relationship between the analog input voltage, the digital data bits, and the overflow bit. 30 SENSE Table 1. Output Codes vs Input Voltage OF 28 8121B U2 LTC2254 -0.999878V -1.000000V <-1.000000V FUNCTIONAL BLOCK DIAGRAM RANGE TERMIL CLOCK SIG CYCLE CONTROL CONTROL LOGIC OUTPUT DRIVERS Figure 2. Equivalent Input Circuit Figure 1. Functional Block Diagram Sheet: /ADC/ File: ADC.kicad sch Title: Size: A4 Date: Rev: KiCad E.D.A. 9.0.3 ld: 4/5



