### Lecture 05: CMOS Amplifiers: Single-Ended First Part

#### **Javier Ardila**

Reference: Razavi (Fundamentals) - Chapter 7

Slides by: Razavi & J. Ardila

Integrated Systems Research Group – OnChip

Universidad Industrial de Santander, Bucaramanga - Colombia

javier.ardila@e3t.uis.edu.co

Universidad Industrial de Santander





#### **Outline**

☐ General Considerations


□Common-Source Stage

□Common-Gate Stage

□Source-Follower Stage


### **Amplifier**

□ Amplification □ Why?




- ☐ Amplification is one of the most important concepts and function in electronics.
- ☐ We need and we want to amplify signals.

### Voltage Amplifier




- $\square$  In an ideal voltage amplifier, the input impedance is infinite and the output impedance zero.
- ☐ But in reality, input or output impedances depart from their ideal values.

### Input/Output Impedances




☐ The figure above shows the techniques for measuring input and output impedances.


### Impedance at a Node



- ☐ When calculating I/O impedances at a port, we usually ground one terminal while applying the test source to the other terminal of interest.
- **☐** Nodal impedance exercises

### Impedance at a Node







taller\_rnod ales


- ☐ When calculating I/O impedances at a port, we usually ground one terminal while applying the test source to the other terminal of interest.
- Nodal impedance exercises TALLER!

- ☐ How do you solve this?
- What is the meaning of "solving"?
- What are we doing?





#### Fuente Común (Common Source CS)




- Es la configuración más sencilla de amplificador de tensión.
- A través de ella se repasarán varios conceptos.

Prof. Javier Ardila - FCA - UIS

3

### CS. Análisis a gran señal




Mientras Vin no supere la tensión de umbral VTH el transistor estará apagado y su corriente será aproximadamente igual a cero amperios. Esto se mantendrá así hasta que Vin = VTH

Prof. Javier Ardila - FCA - UIS

4

### CS Análisis gran señal



 Vout comienza en un valor alto (≈VDD) como se vio antes. Por tanto, se puede asumir que el transistor encenderá en saturación.

Ib = 
$$0.5*β*(Vin-VTH)^2$$


siendo 
$$\beta = \mu_n C_{ox} * W/L$$

Vout = 
$$VDD - 0.5*\beta*RD*(Vin-VTH)^2$$

Prof. Javier Ardila - FCA - UIS

- 5

#### CS Análisis gran señal




Esta ecuación corresponde a una parábola que abre hacia abajo. La condición se mantendrá hasta que el transistor entra en la región de triodo. P: ¿Por qué se sabe que entrará en triodo?

Prof. Javier Ardila - FCA - UIS


6

#### CS Análisis gran señal




R: Observe que a medida que aumenta Vin, la tensión Vout está decreciendo. Esto favorece la operación en triodo (VD < VG - VTH). El transistor entrará en triodo cuando la tensión Vin alcance un valor Vx desconocido tal que: Vout = Vx - VTH

Prof. Javier Ardila - FCA - UIS




#### Rangos de excursión

- Máximo nivel de salida: VDD
- Mínimo nivel de salida: VX-VTH
- Rango a la salida: VDD -(VX-VTH)




#### Rangos de excursión


- Máximo nivel de entrada: Vx
- Mínimo nivel de entrada: VTH
- Rango de excursión a la entrada: Vx-Vтн





#### Zona de interés




Lecture 05: CMOS Amplifiers








## Common-Source Stage with λ=0




$$egin{aligned} \lambda &= 0 \ A_{v} &= -g_{m}R_{D} \ A_{v} &= -\sqrt{2\mu_{n}C_{ox}rac{W}{L}I_{D}}R_{D} \end{aligned}$$

### Common-Source Stage with λ=0




$$A_v = -g_m R_L$$
 $R_{in} = \infty$ 
 $R_{out} = R_L$ 

### Common-Source Stage with λ≠0




➤ However, Early effect and channel length modulation affect CE and CS stages in a similar manner.

## **CS Gain Variation with Channel Length**




Since λ is inversely proportional to L, the voltage gain actually becomes proportional to the square root of L.

### **CS Stage with Current-Source Load**



- > To alleviate the headroom problem, an active current-source load is used.
- This is advantageous because a current-source has a high output resistance and can tolerate a small voltage drop across it.


### PMOS CS Stage with NMOS as Load



$$A_{v} = -g_{m2}(r_{O1} || r_{O2})$$


➤ Similarly, with PMOS as input stage and NMOS as the load, the voltage gain is the same as before.

### CS Stage with Diode-Connected Load



Lower gain, but less dependent on process parameters.

## **CS Stage - Diode-Connected PMOS Device**



$$A_{v} = -g_{m2} \left( \frac{1}{g_{m1}} \| r_{o1} \| r_{o2} \right)$$

Note that PMOS circuit symbol is usually drawn with the source on top of the drain.

## Something else about basic amp. stages

Common-Source Stage	Source Follower	Common-Gate Stage	Cascode
With Resistive Load With Diode-Connected Load With Current-Source Load With Active Load With Source Degeneration	With Resistive Bias	With Resistive Load	Telescopic
	With Current-Source Bias	With Current-Source Load	Folded

#### **Thanks**

Universidad Industrial de Santander





javier.ardila@correo.uis.edu.co



