# Lecture 01: Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET)

#### **Javier Ardila**

Integrated Systems Research Group – OnChip Universidad Industrial de Santander, Bucaramanga - Colombia javier.ardila@e3t.uis.edu.co

Universidad Industrial de Santander






### **Outline**

#### Remember this is an overview\*

- Introduction
- Basic Operation
- Regions
  - Triode
  - Saturation
- Summary


Lecture 01: MOSFET

# **MOSFET Circuits Symbols**





- MOSFETs are 4-terminal devices: Drain, Gate, Source, and Body (or Bulk)
- Body terminal generally has small impact in normal operation.
- Two complementary types: NMOS and PMOS

# **MOSFET Physical Structure**



MOSFET is a symmetrical device (integrated)





 The current flowing through Gate terminal can be considered equal to zero.

#### In NMOS:


Drain more + than source.

Bulk (body) must be connected to the most - terminal in the circuit (or source).


#### In PMOS:

Source is more + than drain. Bulk (body) must be connected to the most + terminal in the circuit (or source).

#### **NMOS**



#### **PMOS**



#### In NMOS:

Drain more + than source.


Bulk (body) must be connected to the most - terminal in the circuit (or source).

#### In PMOS:


Source is more + than drain. Bulk (body) must be connected to the most + terminal in the circuit (or source).


Bulk also can be connected to source \( \Bar{} \) Why?

#### **NMOS**




#### **PMOS**






- MOSFET is ON
- In red the conventional current (positive charge)




- MOSFET is ON
- In red the conventional current (positive charge)

The Threshold Voltage




We need to TURN ON the device □ If VG = 0, there is no current flowing through the device (Between which terminals?)

The Threshold Voltage




• As **VG** becomes more positive, the holes in the *p*-substrate are repelled from the gate area, leaving negative ions behind so as to mirror the charge on the gate. No current flows!

#### The Threshold Voltage




When **VG** becomes a sufficient positive value, electrons flow from the diffusions and create a "channel interface". This value is the "threshold voltage" → VTH

The Threshold Voltage



- Now a current flow is possible!!!
- Check the convention



$$I = Q_{d} \cdot v$$

$$Q_{d} = WC_{ox}(V_{GS} - V_{TH})$$

$$Q_{d}(x) = WC_{ox}[V_{GS} - V(x) - V_{TH}]$$


$$I_{D} = -WC_{ox}[V_{GS} - V(x) - V_{TH}]v$$

$$v = -\mu_{n}E, \qquad = +\mu_{n}\frac{dV}{dx},$$

$$I_{D} = WC_{ox}[V_{GS} - V(x) - V_{TH}]\mu_{n}\frac{dV(x)}{dx}$$


$$\int_{x=0}^{L} I_{D}dx = \int_{V=0}^{V_{DS}} WC_{ox}\mu_{n}[V_{GS} - V(x) - V_{TH}]dV$$

$$I_D = \mu_n C_{ox} \frac{W}{L} \left[ (V_{GS} - V_{TH}) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$




[Razavi]

Maximum current happens at (VGS-Vтн), called the "overdrive voltage"




Maximum current happens at (Vgs-Vтн), called the "overdrive voltage"



This is known as the TRIODE region


MOSFET looks like a controllable resistance



For low VDs values, the channel is still homogeneous

 For higher VDs values, the behavior becomes more and more nonlinear

For low VDs values, the channel is still homogeneous




For low VDs values, the channel is still homogeneous

 For higher VDs values, the behavior becomes more and more nonlinear

# **MOSFET – Saturation Region**

For higher Vps values, the behavior becomes more and more


nonlinear




# **MOSFET – Saturation Region**

For higher Vps values, the behavior becomes more and more

nonlinear



# **MOSFET – 1st Arrival: Summary**



TURN ON the Device Vgs > Vth

#### **Triode Region**

- VDS < VGS-VTH</li>
- In depends on Vgs and Vps

$$I_D = \mu_n C_{ox} \frac{W}{L} \left[ (V_{GS} - V_{TH}) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$


#### **Saturation Region**

- VDS ≥ VGS-VTH
- ID depends on VGS (mostly)

$$I_D = \mu_n C_{ox} \frac{W}{L} \left[ (V_{GS} - V_{TH}) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L_1} (V_{GS} - V_{TH})^2$$

### Let's Practice!



# Calculate the bias current of M1. Assume.

$$\mu_n C_{ox} = 100 uA/V^2$$

$$V_{TH} = 0.4V$$

What is the operation region?

How can check our answers?

### Homework

PMOS Case Study

➤ Complementary Reading □ Hand Notes

> Think and choose the best question you have after homework and prepare it for the next class

### **Thanks**


Universidad Industrial de Santander





javier.ardila@correo.uis.edu.co









### **Appendix**

 Saturation occurs due to a phenomenon known as Channel Pinch-Off. Let's try to understand!




### Why this happen?

 Saturation occurs due to a phenomenon known as Channel Pinch-Off. Let's try to understand!



### **MOS I/V Characteristics**


- Density of electrons falls to a minimum at x=L
- If drain voltage is high enough to produce
- VG VD < VTH, then the channel ceases to exist near the drain



### **MOS I/V Characteristics**

- Density of electrons falls to a minimum at x=L
- If drain voltage is high enough to produce
- VG VD < VTH, then the channel ceases to exist near the drain

We say at this point that channel is "pinched off"



#### The saturation current

The current integral has to be adjusted

$$\int_{x=0}^{x=L_1} I_D dx = \int_{V(x)=0}^{V(x)=V_{GS}-V_{TH}} \mu_n C_{ox} W[V_{G_1} - V(x) - V_{TH}] dV.$$

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L_1} (V_{GS} - V_{TH})^2$$

This is the saturation current