





Contador módulo variable





EJEMPLO:

n = 3, RESET = 0, MAX_CNT = 6








Descripción en verilog



```
module contador #(parameter n=4)
        input CLOCK,
 3
        input RESET,
 4
        input ENABLE,
 5
        input [n-1:0] MAX_CNT,
                                       MAX CNT <-
 6
        output END_CNT,
                                         (n-1:0)
        output [n-1:0] COUNT
                                        ENABLE 
 8
                                         CLOCK >
                                         RESET >
   wire [n-1:0] d, mas1;
10
    wire compara, fin;
    reg [n-1:0] q = \{n\{1'b0\}\};
12
13
```







Descripción en verilog



```
sumador
14
    assign mas1 = q+1;
16
17
    //comparador
    assign compara = (q>=MAX_CNT);
    assign fin = compara & ENABLE;
20
21
    //mux 2-1
    assign d = fin? \{n\{1'b0\}\}\} : mas1;
23
24
    //registro
25
    always @(posedge CLOCK)
26
        if (RESET)
27
            q \le \{n\{1'b0\}\};
28
        else if (ENABLE)
29
            q \ll d;
30
31
    // salidas
    assign COUNT = q;
    assign END_CNT = fin;
    endmodule
```







```
1 `timescale 1ns/10ps
   module contador_tb();
   parameter bits = 3;
   parameter dt = 50;
 5
 6
        reg clock;
        reg reset;
 8
        reg enable;
 9
        wire fin_cuenta;
10
        wire [bits-1:0] cuenta;
11
   contador #(bits) uut(
12
13
        .CLOCK(clock),
14
        .RESET(reset),
15
        .ENABLE(enable),
        .MAX_CNT(3'd6),
16
17
        .END_CNT(fin_cuenta),
18
        .COUNT(cuenta)
19
20
```

```
21
   always begin
22
       clock = 1'b0;
                        #(1*dt);
23
        clock = 1'b1;
                        #(1*dt);
24
   end
25
26
   initial begin
27
        reset = 1'b0;
28
        enable = 1'b1; \#(dt*38.5);
29
        enable = 1'b0; \#(dt*4);
30
        enable = 1'b1; \#(dt*7.5);
31
32
        $finish;
33
   end
34
35
   initial begin
        $dumpfile("ARCHIVO.vcd");
36
37
        $dumpvars;
38
   end
39
   endmodule
```

Universidad Industrial de Santander



Implementación



```
module contador_labsland(
              CLOCK_50,
        input
 3
        input [1:0] SW,
        output [9:5] LEDR
 5
 6
   wire [29:0] cuenta;
 8
   assign LEDR[9:5] = cuenta[29:25];
 9
10
   contador #(30) uut(
        .CLOCK(CLOCK_50),
11
        .RESET(SW[1]),
12
13
        .ENABLE(SW[0]),
14
        .MAX_CNT(30'd500_000_000),
15
        .COUNT(cuenta)
16
17
   endmodule
18
```