## 54LS00/DM54LS00/DM74LS00 Quad 2-Input NAND Gates


## **General Description**

## This device contains four independent gates each of which performs the logic NAND function.

## **Features**

Alternate Military/Aerospace device (54LS00) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

## **Connection Diagram**



TL/F/6439-1

Order Number 54LS00DMQB, 54LS00FMQB, 54LS00LMQB, DM54LS00J, DM54LS00W, DM74LS00M or DM74LS00N See NS Package Number E20A, J14A, M14A, N14A or W14B

## **Function Table**

$$\mathbf{Y}=\overline{\mathbf{AB}}$$

Inputs		Output
Α	В	Y
L	L	Н
L	Н	Н
Н	L	Н
Н	Н	L

H = High Logic Level


 $\mathsf{L} = \mathsf{Low} \; \mathsf{Logic} \; \mathsf{Level}$ 



# **QUAD 2-INPUT NOR GATE**

# SN54/74LS02

# QUAD 2-INPUT NOR GATE LOW POWER SCHOTTKY





J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06



D SUFFIX SOIC CASE 751A-02

### **ORDERING INFORMATION**

SN54LSXXJ SN74LSXXN SN74LSXXD Ceramic Plastic SOIC

## **GUARANTEED OPERATING RANGES**


Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T <sub>A</sub>	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

**Dependable Texas Instruments Quality and** Reliability


## description/ordering information

These devices contain six independent inverters.


SN5404 . . . J PACKAGE SN54LS04, SN54S04  $\dots$  J OR W PACKAGE SN7404, SN74S04 . . . D, N, OR NS PACKAGE SN74LS04...D, DB, N, OR NS PACKAGE (TOP VIEW)



#### SN5404 . . . W PACKAGE (TOP VIEW)



#### SN54LS04, SN54S04 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# 54LS08/DM54LS08/DM74LS08 Quad 2-Input AND Gates

## **General Description**


## This device contains four independent gates each of which

## performs the logic AND function.

## **Features**

■ Alternate Military/Aerospace device (54LS08) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

## **Connection Diagram**



TL/F/6347-1

Order Number 54LS08DMQB, 54LS08FMQB, 54LS08LMQB, DM54LS08J, DM54LS08W, DM74LS08M or DM74LS08N See NS Package Number E20A, J14A, M14A, N14A or W14B

## **Function Table**

Y = AB

Inputs		Output	
Α	В	Y	
L	L	L	
L	Н	L	
Н	L	L	
Н	Н	Н	

H = High Logic Level

L = Low Logic Level

DECEMBER 1983 - REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description


These devices contain four independent 2-input OR gates.

The SN5432, SN54LS32 and SN54S32 are characterized for operation over the full military range of  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ . The SN7432, SN74LS32 and SN74S32 are characterized for operation from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .

FUNCTION TABLE (each gate)

INPUTS		OUTPUT
Α	В	Y
Н	х	Н
Х	н	H
L	L	L

## logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D. J. N. or W packages.

SN5432, SN54LS32, SN54S32 . . . J OR W PACKAGE SN7432 . . . N PACKAGE SN74LS32, SN74S32 . . . D OR N PACKAGE (TOP VIEW)


1A 🗀	ī	U14 VCC
1B 🗀	2	13 <b>□ 4B</b>
1Y 🗀	3	12 🗀 4A
2A 🗌	4	11 🗖 4Y
2B 🗀	5	10 <b>□</b> 3B
2Y 🗀	6	9∐-3A
GND 🗀	7	8 3Y
1	_	

SN54LS32, SN54S32 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

## logic diagram



### positive logic

 $Y = A + B \text{ or } Y = \overline{\overline{A} \cdot \overline{B}}$ 



August 1986 Revised March 2000

# DM74LS86 Quad 2-Input Exclusive-OR Gate

## **General Description**


This device contains four independent gates each of which performs the logic exclusive-OR function.

## **Ordering Code:**

Order Number	Package Number	Package Description	
DM74LS86M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow	
DM74LS86SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide	
DM74LS86N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide	

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## **Connection Diagram**



## **Function Table**

$$Y = A \oplus B = \overline{A} B + A\overline{B}$$
Inputs

Inputs		Output
Α	В	Y
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L

H = HIGH Logic Level L = LOW Logic Level