

ÅRHUS UNIVERSITY

COMPUTER TECHNOLOGY

PROJECT 1

---

# Robot Design

## Turtlebot3

---

*Authors*

Steffen T. Petersen — AU722120  
Daniel Pihl — AU712814

*Instructors*

Jalil Boudjadar  
Mirgita Frasheri

October 28th, 2022

# Abstract

In this lab exercise we are to practice logic minimization of digital circuits. We will be briefly covering the theory behind a few concepts in boolean algebra which are used as tools to simplify and minimize digital circuits.

We will also conduct an experiment to verify our expectations based on the theoretical results.

## Contents

|                           |          |
|---------------------------|----------|
| <b>Abstract</b>           | <b>1</b> |
| <b>Theory</b>             | <b>2</b> |
| Boolean Algebra . . . . . | 2        |
| Karnaugh Maps . . . . .   | 2        |
| <b>Exercise 1</b>         | <b>3</b> |
| a. . . . .                | 3        |
| b. . . . .                | 3        |
| c. . . . .                | 3        |
| <b>Exercise 2</b>         | <b>3</b> |
| <b>Exercise 3</b>         | <b>5</b> |
| a. . . . .                | 5        |
| b. . . . .                | 6        |
| c. . . . .                | 6        |
| <b>Conclusion</b>         | <b>7</b> |

# Theory

## Boolean Algebra

Boolean algebra has 3 main rules or operators that are all over. These are the AND, OR and NOT operators, where the AND operator is a multiplication sign  $\cdot$ , the or is a plus sign  $+$  and the NOT operator usually is shown as an overline  $\overline{A}$  or an apostrophe.

The AND operator is also often not shown, but rather implied, for example if you have two variables, A and B, and you AND these, you may also just write "AB" instead of "A·B". In practice, the logic operation of an AND is when a series of inputs that are "ANDed" together, all have to be a logic value 1 for the output to also be logic 1.

The logic operator OR will instead only need 1 of the "OR'd" input variables, to be logic 1, in order to output logic 1.

The NOT operation simply inverts the values of whatever it is "NOT'ing", for example it could not an entire AND operation, making it a NAND which will only output logic 0, when all inputs are logic 1.

## Karnaugh Maps

Karnaugh maps or K-maps, is a way to simplify boolean expressions which are too tedious for Boolean algebra. The reduction could be done with Boolean algebra. However, with the Karnaugh map it is faster and easier. When constructed the Karnaugh map is used to find the simplest possible forms for the information in the truth table. Looking at it, adjacent 1's and 0's represent an opportunity to simplify the given expression. The minterms for the final expression are found by circling groups of 1's or 0's on the map. Circles must be rectangular and must have an area that is a power of two. When doing the circles one should always aim to make the largest possible rectangle of either 1's or 0's. The circles are allowed to overlap to ensure all of ones chosen values are being used.


Typically it's done using groups of 1's, because this would be simplified into an expression Y, which directly equals the given expression. However, if it's easier to group the 0's, the simplification of that expression, is  $\overline{Y}$ . This means you would need to invert it, to get a final result, Y.

Karnaugh maps can also have a "don't care" condition. This condition specifies some minterms, or rather, slots in the KMap, that represent an input about which, the desired function of the expression doesn't rely. This means, that for the sake of making the simplification even better, you can choose what these slots will be in the KMap, they can function as either 1's or 0's.

Usually these are represented by an "X" in the KMap instead of a 0 or 1.

Here is an example of a general setup of a 4-variable Karnaugh Map (See Figure 1)

Figure 1: 4-Variable Karnaugh Map



## Exercise 1

In the following three subtasks we are to simplify the given expressions using boolean algebra.

**a.**

$$Y1 = A\bar{B} + A(\overline{B+C}) + B(\overline{B+C})$$

Applying DeMorgan Theorem we get:

$$Y1 = A\bar{B} + A\bar{B}\bar{C} + B\bar{B}\bar{C}$$

Applying Complement law:

$$Y1 = A\bar{B} + A\bar{B}\bar{C}$$

Applying the Absorption law we get the final simplified expression:

$$Y1 = A\bar{B}$$

**b.**

$$Y2 = BC + A\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + A\bar{B}C + ABC$$

Applying Complementary law on  $A\bar{B}C$  and  $ABC$ :

$$Y2 = BC + A\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + AC$$

Applying Complementary law on  $A\bar{B}\bar{C}$  and  $\bar{A}\bar{B}\bar{C}$ :

$$Y2 = BC + \bar{B}\bar{C} + AC$$

**c.**

$$Y3 = (A\bar{B}(C+BD) + \bar{A}\bar{B})C$$

Applying Distributive law:

$$Y3 = \bar{B}C(A(C+BD) + \bar{A})$$

Applying Absorption law:

$$Y3 = \bar{B}C(C+BD+\bar{A})$$

Distributing:

$$Y3 = \bar{B}C + B\bar{B}CD + \bar{A}\bar{B}C$$

Since the following is true:

$$B\bar{B} = 0$$

$$A+0 = A$$

we get:

$$Y3 = \bar{B}C + \bar{A}\bar{B}C$$

According to the dominance law, we get the final simplified expression:

$$Y3 = \bar{B}C$$

## Exercise 2

In this exercise we are to use a Karnaugh map to simplify the following expression:


$$Y4 = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}C\bar{D} + \bar{A}BC\bar{D} + A\bar{B}\bar{C}\bar{D} + ABCD + A\bar{B}CD$$

In order to construct our KMap we need to find our minterms for the Y4 expression, where we look at which binary combinations, will produce an output of logic 1.

These binary combinations are converted to decimal numbers, for our easier understanding, and then written up as the following minterm:

$$\sum m(0, 2, 4, 6, 8, 11, 15)$$

With this minterm for our expression, we can construct the following KMap:



These groups of 1's will amount to the following simplified expression:


$$Y4 = ACD + \bar{B}\bar{C}\bar{D} + \bar{A}\bar{D}$$

## Exercise 3

a.


Here is our circuit in PSpice:

Figure 3: PSpice circuit



After constructing the circuit we tried to simulate it in PSpice to see if our results would match with our theoretical results. We got the following:

Figure 4: PSpice simulation




Deducting the simulation, we can see it outputs the expected theoretcial result.

b.

Our picture of the breadboard construction. The four "loose" wires here, each represent an input (A, B, C, D) and the wire to the right is the output.

Figure 5: Our setup



c.

Comparing our experimental results with the theoretical and simulated ones, we of course expected them to match up. Lo and behold they did, and below in our truth table (see table 1), this can be seen, when comparing it to our simulation results (see PSpice results), where each period is 10ms ending at 160ms.

Table 1: Y4 Truth table

| A | B | C | D | Expected out | Actual out |
|---|---|---|---|--------------|------------|
| 0 | 0 | 0 | 0 | 1            | 1          |
| 0 | 0 | 0 | 1 | 0            | 0          |
| 0 | 0 | 1 | 0 | 1            | 1          |
| 0 | 0 | 1 | 1 | 0            | 0          |
| 0 | 1 | 0 | 0 | 1            | 1          |
| 0 | 1 | 0 | 1 | 0            | 0          |
| 0 | 1 | 1 | 0 | 1            | 1          |
| 0 | 1 | 1 | 1 | 0            | 0          |
| 1 | 0 | 0 | 0 | 1            | 1          |
| 1 | 0 | 0 | 1 | 0            | 0          |
| 1 | 0 | 1 | 0 | 0            | 0          |
| 1 | 0 | 1 | 1 | 1            | 1          |
| 1 | 1 | 0 | 0 | 0            | 0          |
| 1 | 1 | 0 | 1 | 0            | 0          |
| 1 | 1 | 1 | 0 | 0            | 0          |
| 1 | 1 | 1 | 1 | 1            | 1          |

## Conclusion

All in all the lab exercise was a success, given the real world experiment matched up with our theory and expectations.