README.md 2/10/2021

Labs/01-gates

De Morgan's Laws

Function Table

C	b	а	f(c,b,a)
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

Picture



Code

```
-- Example of basic OR, AND, XOR gates.
-- Nexys A7-50T, Vivado v2020.1, EDA Playground
--
-- Copyright (c) 2019-2020 Tomas Fryza
-- Dept. of Radio Electronics, Brno University of Technology, Czechia
-- This work is licensed under the terms of the MIT license.
--
library ieee; -- Standard library
use ieee.std_logic_1164.all;-- Package for data types and logic operations
```

README.md 2/10/2021

```
-- Entity declaration for basic gates
entity gates is
              port(
                            a_i : in std_logic; -- Data input
                           b_i : in std_logic;
                                                                                                                                         -- Data input
                                                                                                                                   -- Data input
-- OR output function
                            c_i : in std_logic;
                           f_o : out std_logic;
                           -- XOR output function
                            --fxor_o : out std_logic
             );
end entity gates;
-- Architecture body for basic gates
architecture dataflow of gates is
begin
             f_o \leftarrow ((not b_i) and a_i) or ((not c_i) and (not b_i));
             fna_o <= ((b_i nand b_i) nand a_i) nand ((c_i nand c_i) nand (b_i nand b_i));</pre>
             fno_o \leftarrow (((a_i nor a_i) nor b_i) nor (b_i nor c_i)) nor (((a_i nor a_i) nor b_i) nor (((a_i nor a_i) nor b_i) nor b_i)) nor (((a_i nor a_i) nor a_i) nor a_i)) nor (((a_i nor a_i) nor a_i)) nor 
b_i) nor (b_i nor c_i));
              --for_o <= a_i or b_i;
              --fand_o <= a_i and b_i;</pre>
              --fxor_o <= a_i xor b_i;</pre>
end architecture dataflow;
```

Link

EDA Plauground

Distributive Functions

Code

```
-- Code your design here
library IEEE;
use IEEE.std_logic_1164.all;
-- Entity declaration for basic gates
```

README.md 2/10/2021

```
entity gates is
    port(
        x_i : in std_logic; -- Data input
               : in std_logic;
                                        -- Data input
        y_i
        z_i : in std_logic;
                                        -- Data input
        one_o : out std_logic;
                                        -- First postulate
        two_o : out std_logic;
                                        -- Second postulate
        three_o : out std_logic;
                                        -- Third postulate
        four_o : out std_logic;
                                         -- Fourth postulate
        l1r_o : out std_logic;
                                        -- Right part of the first law equation
        121_o : out std_logic; -- Left part of the second law equation
12r_o : out std_logic -- Right part of the second law equation
end entity gates;
-- Architecture body for basic gates
_____
architecture dataflow of gates is
begin
    one_o \leftarrow x_i and not(x_i);
   two_o \langle = x_i \text{ or } not(x_i);
    three_o <= x_i or x_i or x_i;
    four_o <= x_i and x_i and x_i;
    l11_o \leftarrow (x_i \text{ and } y_i) \text{ or } (x_i \text{ and } z_i);
    l1r_o \leftarrow x_i \text{ and } (y_i \text{ or } z_i);
    121_o \leftarrow (x_i \text{ or } y_i) \text{ and } (x_i \text{ or } z_i);
    12r_o \leftarrow x_i \text{ or } (y_i \text{ and } z_i);
end architecture dataflow;
```

Picture



Link

EDA Plauground