#### FPGA BUBBLE SORT ALGORITHM IMPLEMENTATION AND TIMINGS

**Group 4:** Jake Jackson, Daniel Jordan, Walter Martemucci, Mariam Hergnyan and Khadijatou Trawally.

**ABSTRACT.** This project aims to show how an Arty A7 FPGA can be utilized to sort data sent through a UART receiver. The optimized bubble sort algorithm is used as a test algorithm so we can gauge the efficacy of the FPGA through a series of timed array sorts over various array sizes. The FPGA performed comparably in speed to the same algorithm running in python on a medium range laptop. This is a significant result considering the smaller amount of computational resources, lower power and slower clock speed available to the FPGA. This result shows FPGA processors are worth implementing on efficiency critical operations.

Keywords: FPGA, VHDL, Algorithms, Bubble sort

### 1 Introduction




Figure 1: Project overview schematic

The goal of the experiment is to compare computational run times of the bubble sort algorithm on an FPGA device and an average laptop running python. The data to be used for the bubble sort will be transferred to the device using a standard serial port. The results of the bubble sort will be serially transferred back to the computer. These results include the sorted array and the number of clock cycles taken to complete the sort. The following sections will explain in detail the inner workings of each component programmed onto the FPGA. The performance of the FPGA is then compared to other sorting algorithms performed with python.

# 2 VHDL Implementation of UART and Bubble Sort

### 2.1 Top file

The top level entity implements the hierarchical design and the instances of the components. Also it defines port elements, each element listed in a port interface provides a channel for dynamic communication between a block and the environment. Signals are defined before the begin statement in the architecture structure of top and can be used in multiple processes.

### 2.2 Constraints file

The file contains physical and timing restrictions for the implementation. The first and most common are the pin assignments, a declaration to which physical FPGA pins the top level entity signals must be directed. Timing constraints set the boundaries for the propagation time to one logic element to another, an example is the clock constraint. It is of the utmost importance to specify the clock frequency in order to know how much time the system has to work with between clock edges.

### 2.3 Baud Rate Generator

The baud rate generator creates a pulse waveform (clocks) at desired baud rate (timing) for data transmission across (that sends data between) the transmitter and receiver wires. A frequency of 100MHz for a period of 10 ns was set as a constraint. We chose a desired baud rate of 115200 (bit/s), this was based on our receiver or transmitter clock speed. The clock cycle value was obtained from the divider equation:

$$Divider = \frac{frequency}{baud\ rate}$$

From the divider equation, we obtained 868 as our maximum clock cycles. Thus, for every 868 (clk) cycles at a delay of 10 ns, a single clock (i.e. uart clk) waveform of either '1' or '0' states is generated from the system clock.

### 2.4 Receiver

The receiver is designed to receive 8 bits of serial data, one start bit as 0, one stop bit as 1, and with no parity bit. It has i\_clk and i\_Rx\_serial (serial data stream) as input pins, o\_Rx\_dv (data value pulse) and o\_Rx\_byte as output pins. When receive is complete o\_Rx\_dv will be raised high for one clock cycle. Once a bit is detected the i\_Rx\_serial goes low and clk count starts. The byte index will count from 0 up to 7 and the sampling line is incremented by one after every clk cycle until all the bits are received (i.e bit index of 7). This will assert o\_Rx\_dv to one for one clock cycle. The o\_Rx\_byte will contain the parallel received data in the form of a standard logic vector.




Figure 2: Uart receiver schematic




Figure 3: Uart transmitter schematic

### 2.5 Transmitter

The transmitter is designed to transmit 8 bits of serial data, one start bit as 0, one stop bit as 1, and with no parity bit. It has i\_clk, i\_Tx\_dv and i\_Tx\_byte as input pins and o\_Tx\_active o\_Tx\_serial and o\_Tx\_done as output pins. The transmitter is activated when a rising edge of i\_Tx\_dv is detected. The o\_Tx\_active and the o\_Tx\_serial are initialized at 0 and 1 respectively. Once a bit is detected the o\_Tx\_active goes high and clk count starts. The byte index will count from 0 up to 7. The sampling line is incremented after every clk cycle until all the bits are transmitted (i.e bit index of 7). This will assert o\_Tx\_done high for one clock cycle and o\_Tx\_active becomes low again. The o\_Tx\_byte will contain the serial transmitted data in the

form of a standard logic vector.

## 2.6 Bubble Sort Algorithm




Figure 4: Bubble sort overview schematic

The bubble sort algorithm is used to sort an array of 8 bit unsigned integers. It has i\_clk, i\_bs\_dv and i\_bs\_byte, i\_bs\_Tx\_active as input pins and o\_bs\_byte, o\_bs\_dv, o\_bs\_LED0, o\_bs\_LED, o\_bs\_LED2 and o\_bs\_LED3 as output pins. The LED's are used to signal which state the board is in for debugging purposes. Our module consists of two operations. The operation that compares the two adjacent numbers in the array and the operation that does the swapping in memory when the condition is true. It loops through the array to push the largest number in memory to the highest index in the array. If the number at index [i] in memory is greater than the number at [i+1] memory the two numbers are swapped. The sampling line is incremented after every pass until all the array is sorted in ascending order.

### 2.6.1 The State Machine for the Bubble Sort

For the bubble sort we have the state machine approach just like we had for the transmitter and the receiver. We define a new type t SM Main here as well. In this case we have 7 states:

- 1. s pass through this acts like the idle state
- 2. s sizing here we receive the number of elements in the array that we are going to get
- 3. s build array here we create the array byte by byte
- 4. s bubble sort the sorting of the array is being done here




Figure 5: Bubble sort state machine schematic

- 5. s print array we print the array that we have
- 6. s\_cycles\_taken we use this state for performance monitoring
- 7. s done All LED's are lit to signal that all the states have been traversed

In the picture above we can see how this state machine functions. First, we start in the idles pass through state. Then we check if the start byte is detected (unsigned integer 105). If it is detected we move to the next state. If it is not, we stay in the s pass through state until it actually is detected. Once the start byte is detected, we go to the s sizing state, where we receive the number of the elements of the incoming array. Then we move to the s build array. Here we receive the data and build the array byte by byte. We check if all of the data is detected. If it is not, we stay in this state until it is. If it is all detected, we move to the next state, which is s bubble sort. Here we implement the bubble sort algorithm. We stay there until all of the elements are sorted. We also count the number of elements sorted and left to sort. We leave this state when there are 0 elements left to sort and the amount of sorted elements is equal to the number of all the elements. We move to the next s print array state once everything is sorted. Here we pass the sorted array to the transmitter byte by byte. Then we check to see if the transmission is done and move to the scycles taken state where we pass the number of clock cycles taken to sort to the transmitter. Afterwards we move to the final s done. As mentioned, this lights up all of the LEDs as a signal we have traversed every state. Then we move back to the s pass through and wait for the start byte again to signal the incoming of another array to sort.

### 2.7 Test Bench




Figure 6: Simulation Example

We made a test bench and made a simulation. So, we made 10 variables with 10 bits each. The whole data to be tested out was composed of those 10 variables. We made a for loop which did 10 iterations and gave the receiver an initial "1" value for one baudrate cycle to simulate the idle state. We made another for loop inside the previous one, so that we can iterate through each bit for each variable. Once we exit the loops we give the receiver another "1" value to bring it back again to the idle state. We then imported many of the internal signals so we could monitor exactly what was taking place during the simulation. This helped significantly for debugging.

### 2.8 Python for Performance Testing

A python script is used to send unsigned integers to the FPGA board via the serial interface. The pyserial library is used. It will send 150 arrays from a size of 5 elements to 250 elements. The integers range from 0 to 99. The scripts will receive the sorted array and this can be used to check that the FPGA has sorted the array correctly. It will also receive the number of 10ns clock cycles the board took to sort the data. This is then used to calculate the sort time for each array size. The exact same arrays are passed through python versions of bubble sort, optimized bubble sort as well as numpy.sort(). The sort times of each array size is measured for each python algorithm using python's timeit library. These are then plotted and the results can be seen in section 3. The full python code is available in the appendix.




Figure 7: Time to perform sort against array size for the various bubble sorts and reference numpy sorting, with log scaled time axis.

# 3 Results

The FPGA optimised bubble sort performed favorably on small array sizes and was comparable to it's mid range laptop<sup>1</sup> python implementation on larger array sizes as shown by fig 7. For larger array sizes the numpy sort performed better as a expected. This is due to the fact even a optimised bubble sort is a relatively inefficient algorithm.

Figure 8 shows the general trend of our optimised bubble sort algorithm. It increases with the array size squared. This is a stark contrast against the python implementation that appears to be linear. As these algorithms are supposed to be identical their speed should also scale following the same trend. This graph shows that our version of bubble sort isn't behaving as expected. The most obvious conclusion is that the sort is behaving like the non optimised bubble sort which is

 $<sup>^1\</sup>mathrm{Laptop\ Hardware:}$  Processor: AMD® A10-5745m apu with radeon(tm) hd graphics × 4 Clock Speed: 2.1Ghz Python Version: 3.6 RAM: 8GB

FPGA Board: Model: artix 7-xc7a100t csg324-1 Clockspeed: 166.667 MHz

# Time Taken to Perform Bubblesort FPGA Optimised Bubble Sort Python Optimised Bubble Sort Micro Seconds Ó

Figure 8: Direct comparison of optimised bubble sort between laptop running Python and Arty A7 FPGA

Array Size

always quadratic in nature. In other words the sort is not being halted when the array is sorted but rather must iterate through the array the same number of times as the array size every time.

# 4 Conclusion

The FPGA optimised bubble sort performed remarkably well given its low power usage. It had compairable sort times to the python optimised bubble sort that was ran on a more resource heavy and power demanding machine. This result is in line with the growing trend to implement FPGA on efficiency critical operations such as cryptocurrencies, neural networks and in particle physics.

In addition to this, the project was successful in its primary objective of establishing a means to transmit, receive and process data via 8-bit UART serial connection.

Whilst there was success in the speed of the FPGA optimised bubble sort algorithm. This implementation is severely limited by the speed of the serial connection. To be of practical use it is recommended that faster channels such as Ethernet should be used. On the Arty A7 Ethernet can support connection speeds of  $10/100 \mathrm{Mbs}$ .

# 5 Appendix

# 5.1 Debugging and practical working in VHDL

As this was our first substantial project written in VHDL it was important to optimize our work flow through extensive debugging.

- 1. Syntax and readability of code
- 2. Test bench Simulation
- 3. Pyserial
- 4. LED debugging on the hardware

### 1 Syntax and readability of code

We used a naming syntax of in which all input and output signals were prefixed with i for input or o for output. As well as this everything defined has a name that matches its use case.

### 2 Test Bench Simulation

The test bench simulated the start bit been sent to the board followed by a sequence of 8 non ordered numbers. Whist this test is much smaller that that of the intended use case following the various signals as a function of time turned out to be an invaluable tool for finding the origin of any unexpected behaviour.

#### 3 Pyserial/Pass through state

Our idle state was wrote so that it would transmit any received data back to the transmitter as a pass through. This was useful as it enabled verification that the board was still receiving and sending properly. It also enabled a check on various things such as does the behaviour change with the start key byte has been received

### 4 LED Debugging

We utilized the LED's on the board to let us know what state the board was in at a given moment in time. Usually the only visible states (due to the speed of the board) are idle and the completion state if the LED completion display is set on. However, the board is stuck somewhere else its a good indication that there is an error the most often of which is not sending the same number of bytes you told it to expect so the FPGA remains in the build array state.

# 5.2 bubble sort.vhd

```
library ieee;
   use ieee.std_logic_1164.all;
   use ieee.numeric_std.all;
   entity bubble_sort is
     generic (
       MAX_DATA_SIZE : integer := 250; --max number of array elements sortable
       LED_FIN_WAIT : integer := 500000000
                                                -- 5s
10
       port (
         i_bs_DV
                      : in std_logic; --signal that i_bs_Byte is ready to read
12
         i_Clk
                      : in std_logic;
         i_bs_TX_Active : in std_logic; --when 1 the transmitter is sending
14
                    : in std_logic_vector(7 downto 0); --data coming from receiver
15
                    : out std_logic_vector(7 downto 0); --data sent to transmitter
         o_bs_Byte
         o_bs_DV
                     : out std_logic; --siqnal for transmitter that o_bs_Byte is
17
          → updated for sending
         --led indicators for in the case the fpga is stuck in a state
18
                       : out std_logic :='0'; --pass through
         o_bs_LED0
                       : out std_logic :='0'; --build array
         o_bs_LED1
20
                      : out std_logic := '0'; -- bubble sort
         o_bs_LED2
                      : out std_logic :='0'); -- array write
         o_bs_LED3
22
         -- ALL ON IF GETS THOUGH 5s
24
   end bubble_sort;
25
26
   architecture bs of bubble_sort is
28
          -- Type declarations, state machine and data array type
29
         type t_SM_Main is (s_pass_through, s_build_array, s_bubble_sort,

→ s_print_array, s_done, s_sizing, s_cycles_taken); --STATE MACHINE

         type t_data_array is array (0 to MAX_DATA_SIZE) of std_logic_vector(7
31

→ downto 0);
32
          -- Type usage
33
         signal bs_SM_Main : t_SM_Main := s_pass_through;
         signal recived_data_array : t_data_array := (others => (others => '0'));
35
         signal w_data_array : t_data_array := (others => (others => '0')); --tried
          → with and without this
         --Indexes
38
         signal r_DV_Count : integer range 0 to MAX_DATA_SIZE:= 0;
         signal bs_index : integer range 0 to MAX_DATA_SIZE:= 0;
40
```

```
signal sort_num : integer range 0 to MAX_DATA_SIZE:= 0; --just seeing if
41
          → can loop all the way with no swaps then done
          signal print_index : integer range 0 to MAX_DATA_SIZE:= 0;
42
          signal led_wait_index : integer range 0 to 500000000:= 0;
43
          signal print_wait_index : integer range 0 to 868:= 0;
44
45
          -- Used to measure performance
46
          signal cycles_taken : integer range 0 to MAX_DATA_SIZE**2 := 0;
48
          -- Used to wait for a byte to finish sending before updating o_bs_byte
49
          --i_bs_Active is only high while sending but not while a byte is waiting to
          \hookrightarrow be sent
          --This leads to some bytes being skipped. byte_sent resolves the issue.
51
          signal byte_sent : integer range 0 to 1:= 0;
52
          -- The number of array elements expected to be received.
          signal DATA_SIZE : integer := 0;
54
   begin
55
56
      p_bubble_sort : process (i_Clk)
58
59
      begin
         if rising_edge(i_Clk) then
60
61
62
63
         case bs_SM_Main is
           --pass though will return what is sent to it.
65
           -- Used as an idle state and a testing state
           when s_pass_through =>
67
            o_bs_LEDO <= '1';
            if i_bs_DV = '1' then
69
              --105 is the key, i.e. the signal from the computer we are about to
               \rightarrow receive data.
              if i_bs_Byte = std_logic_vector(to_unsigned(105, 8)) then
                o_bs_DV <= '0';
72
                bs_SM_Main <= s_sizing;</pre>
              else
74
                o_bs_Byte <= i_bs_Byte;
                o_bs_DV <= i_bs_DV;
76
                o_bs_LEDO <= '0';
77
                bs_SM_Main <= s_pass_through;</pre>
              end if;
            end if;
80
81
           --sizing is used to receive the number of elements expected in the
            → incoming array.
```

```
when s_sizing =>
83
               if i_bs_DV = '1' then
                  DATA_SIZE <= to_integer(unsigned(i_bs_Byte));</pre>
85
                  bs_SM_Main <= s_build_array;</pre>
               else DATA_SIZE <= DATA_SIZE;</pre>
87
               end if;
             -- This state takes each byte received by the transmitter and places it in

→ an array.

            when s_build_array =>
91
            o_bs_LED1 <= '1';
               if r_DV_Count < DATA_SIZE then -- we are using the data valid pulse to
93
               → know when to move to next byte
                  if i_bs_DV = '1' then -- got data
94
                     r_DV_Count <= r_DV_Count +1; --rising edge cant be used twice but
                      → this does work
                     recived_data_array(r_DV_Count) <= i_bs_Byte;</pre>
                  end if;
97
              else
99
                  r_DV_Count <= 0;
100
                  w_data_array <= recived_data_array;</pre>
101
                  o_bs_LED1 <= '0';
102
                  bs_SM_Main <= s_bubble_sort;</pre>
103
              end if;
104
105
             -- Implementation of the optimized bubble sort algorithm on the built
106
             \hookrightarrow array
            when s_bubble_sort =>
107
            o_bs_LED2 <= '1';
              cycles_taken <= cycles_taken + 1;</pre>
109
              if bs_index < DATA_SIZE - 1 then
110
111
                  if w_data_array(bs_index) > w_data_array(bs_index+1) then --swap
                     w_data_array(bs_index) <= w_data_array(bs_index+1);</pre>
113
                     w_data_array(bs_index+1) <= w_data_array(bs_index);</pre>
                     sort_num <= 0;</pre>
115
                  else
116
                     sort_num <= sort_num+1;</pre>
117
                  end if;
118
                  bs_index <= bs_index+1;</pre>
119
120
              else -- now at full data size
121
                   if sort_num = DATA_SIZE - 1 then -- can only happen if no swaps
122
                   → occured as due to reset of sort_num
                      sort_num <= 0; --reset for next time</pre>
123
```

```
bs_index <= 0;</pre>
124
                       bs_SM_Main <= s_print_array;</pre>
126
                   else
127
                       sort_num <= 0;</pre>
128
                       bs_index <= 0;</pre>
129
                       o_bs_LED2 <= '0';
130
                       bs_SM_Main <= s_bubble_sort;</pre>
131
                   end if;
132
               end if;
133
             --print array will pass each byte of the sorted array to the transmitter
135
            when s_print_array => --tested and working
            o_bs_LED3 <= '1';
137
                   if print_index < DATA_SIZE then</pre>
139
                        o_bs_DV <= '0';
141
                        if i_bs_TX_Active = '0' then -- dont send when transmitter is
                        \hookrightarrow sending
                           -- byte_sent stops index increasing in the lag before the
143
                            if byte_sent = 0 then
144
                                o_bs_DV <= '1';
145
                                o_bs_Byte <= w_data_array(print_index);</pre>
146
                                print_index <= print_index +1;</pre>
147
                           end if;
148
                           byte_sent <= 1;</pre>
149
150
                          byte_sent <= 0; --can only be switched off when transmitter
                          \rightarrow has started
                        end if;
152
153
                   else
                        o_bs_DV <= '0';
155
                        print_index <= 0;</pre>
156
                        byte_sent <= 0;</pre>
157
                        o_bs_LED3 <= '0';
158
                        bs_SM_Main <= s_cycles_taken;</pre>
159
                   end if;
160
161
             --cycles taken is used for performance monitoring.
162
            when s_cycles_taken =>
163
             -- This state will repeatedly send the number to the number of clock cycles
164
             \rightarrow the bubble sort took to complete.
```

```
-- This method was the simplest way of overcoming the 255 number size
165
             → restriction of an 8 bit integer.
                if cycles_taken > 0 then
166
                    if i_bs_TX_Active = '0' then -- dont send when trasmitter is busy
167
                            if byte_sent = 0 then --stops index increasing in the lag
168
                               before the transmitter starts sending
                                     o_bs_DV <= '1';
169
                                     o_bs_Byte <= "00000010";
170
                                     cycles_taken <= cycles_taken - 1;</pre>
171
172
                            byte_sent <= 1;</pre>
174
                          byte_sent <= 0; --can only be switched off when transmitter</pre>
175
                           \rightarrow has started
                        end if;
176
                 else
177
                        o_bs_DV <= '0';
                        byte_sent <= 0;</pre>
179
                        bs_SM_Main <= s_done;</pre>
180
                 end if;
181
182
             --done is a final light show to confirm the states have been fully
183
             \hookrightarrow traversed.
             when s_done =>
184
                if led_wait_index < LED_FIN_WAIT then
185
                  led_wait_index <= led_wait_index + 1;</pre>
186
                  o_bs_LEDO <= '1';
187
                  o_bs_LED1 <= '1';
188
                  o_bs_LED2 <= '1';
189
                  o_bs_LED3 <= '1';
191
                  o_bs_LEDO <= '0';
192
                  o_bs_LED1 <= '0';
193
                  o_bs_LED2 <= '0';
                  o_bs_LED3 <= '0';
195
                  led_wait_index <= 0;</pre>
196
                  bs_SM_Main <= s_pass_through;</pre>
197
                end if;
198
199
            when others =>
200
                bs_SM_Main <= s_pass_through;</pre>
201
202
           end case;
203
204
         end if;
205
       end process p_bubble_sort;
206
```

```
207 end bs;
```

### 5.3 top.vhd

```
library ieee;
    use ieee.std_logic_1164.all;
    entity top is
4
      port (
6
        CLK100MHZ
                    : in std_logic;
        uart_txd_in : in std_logic;
8
9
        uart_rxd_out : out std_logic;
                     : out std_logic;
10
        led0
11
        led1
                   : out std_logic;
12
        led2
                  : out std_logic;
        led3
                  : out std_logic);
13
14
    end entity top;
15
16
    architecture str of top is
17
                    : std_logic;
rte : std_logic_vector(7 downto 0);
      signal i_Clk
18
19
      signal i_TX_Byte
      signal i_bs_Byte : std_logic_vector(7 downto 0);
20
      signal i_bs_TX_Active : std_logic;
21
      --signal \ i\_TX\_Byte \qquad : \ std\_logic\_vector(7 \ downto \ 0) \ := \ X"61";
22
      signal i_TX_DV
                          : std_logic;
23
      signal o_TX_Active : std_logic;
24
      signal o_TX_Serial : std_logic;
25
26
      signal o_TX_Done
                        : std_logic;
      signal i_bs_DV
                         : std_logic;
27
      signal o_bs_DV
28
                          : std_logic;
                         : std_logic;
      signal o_bs_LED0
29
      signal o_bs_LED1
                         : std_logic;
30
      signal o_bs_LED2
                         : std_logic;
31
      signal o_bs_LED3
                         : std_logic;
32
      component UART_TX is
33
        port (
34
          i_Clk
                       : in std_logic;
35
          i_TX_Byte : in std_logic_vector(7 downto 0);
36
          i_TX_DV : in std_logic;
37
          o_TX_Active
                             : out std_logic;
38
          o_TX_Serial
                           : out std_logic;
39
          o_TX_Done : out std_logic);
40
      end component UART_TX;
41
42
43
      component bubble_sort is
        port (
44
          i_bs_DV
                      : in std_logic;
45
          i_Clk
                     : in std_logic;
46
          i_bs_TX_Active : in std_logic;
47
          i_bs_Byte : in std_logic_vector(7 downto 0);
48
                     : out std_logic_vector(7 downto 0);
          o_bs_Byte
49
          o_bs_DV
                     : out std_logic;
          o_bs_LEDO
                      : out std_logic;
51
```

```
: out std_logic;
: out std_logic;
           o_bs_LED1
52
           o_bs_LED2
53
           o_bs_LED3 : out std_logic);
54
55
56
       end component bubble_sort;
57
       component UART_RX is
58
         port (
59
          i_Clk
                         : in std_logic;
60
                         : in std_logic;
61
           i_RX_Serial
           o_RX_DV
                           : out std_logic;
62
63
           o_RX_Byte : out std_logic_vector(7 downto 0));
       end component UART_RX;
64
65
     begin -- architecture str
66
67
        {\tt UART\_RX\_1} \ : \ {\tt UART\_RX}
68
        port map (
69
                         => CLK100MHZ,
70
          i_Clk
           i_RX_Serial
                            => uart_txd_in,
71
                           => i_bs_DV,
           o_RX_DV
72
           o_RX_Byte => i_bs_Byte); -- this is where wee are setting loop
73
74
75
       bubble_sort_1 : bubble_sort
76
         port map (
77
          i_bs_DV => i_bs_DV,
78
           i_bs_TX_Active => i_bs_TX_Active,
79
           i_Clk
                       => CLK100MHZ,
                            => i_bs_Byte,
           i_bs_Byte
81
82
           o_bs_DV => i_TX_DV,
           o_bs_Byte => i_TX_Byte,
83
           o_bs_LED0 => led0,
84
           o_bs_LED1 => led1,
           o_bs_LED2 => led2,
86
87
           o_bs_LED3 => led3
           ); -- this is where wee are setting loop back
88
89
       UART_TX_1 : UART_TX
90
         port map (
91
           i_Clk
                        => CLK100MHZ,
92
           i_TX_Byte => i_TX_Byte,
93
           i_TX_DV => i_TX_DV,
           o_TX_Done => o_TX_Done,
95
           o_TX_Active => i_bs_TX_Active,
96
97
           o_TX_Serial
                           => uart_rxd_out
           );
98
    end architecture str;
100
     5.4 tb top.vhd
    -- RUN SIMULATION FOR 1200us
 2 library IEEE;
 3 use IEEE.STD_LOGIC_1164.ALL;
 4 use ieee.numeric_std.all;
```

```
5
    entity tb_top is
    -- Port ();
    end tb_top;
    architecture Behavioral of tb_top is
10
    type a_std_v is array (0 to 9) of std_logic_vector(9 downto 0);
11
12
    component top
13
14
    port (
        CLK100MHZ : in std_logic;
uart_txd_in : in std_logic;
15
16
        uart_rxd_out : out std_logic
17
18
19
    end component top;
20
    signal CLK100MHZ : std_logic;
21
    signal uart_txd_in : std_logic;
22
    signal uart_rxd_out : std_logic;
    signal value_bin : std_logic_vector(7 downto 0);
24
    signal uart_txd_in_vec : std_logic_vector(7 downto 0);
25
26
27
    DUT : top port map(CLK100MHZ => CLK100MHZ, uart_txd_in => uart_txd_in, uart_rxd_out =>

    uart_rxd_out);

29
    {\tt main} : process --set data size in the top in 8 when runing the {\tt sim}
30
        variable a : std_logic_vector(9 downto 0) := '1' & std_logic_vector(to_unsigned(105, 8)) & '0';
31
         variable b : std_logic_vector(9 downto 0) := '1' & std_logic_vector(to_unsigned(2, 8)) & '0';
32
        variable c : std_logic_vector(9 downto 0) := '1' & std_logic_vector(to_unsigned(78, 8)) & '0';
33
         variable d : std_logic_vector(9 downto 0) := '1' & std_logic_vector(to_unsigned(4, 8)) & '0';
        variable e : std_logic_vector(9 downto 0) := '1' & std_logic_vector(to_unsigned(30, 8)) & '0';
35
        variable f : std_logic_vector(9 downto 0) := '1' & std_logic_vector(to_unsigned(9, 8)) & '0';
36
        variable g : std_logic_vector(9 downto 0) := '1' & std_logic_vector(to_unsigned(47, 8)) & '0';
37
         variable h : std_logic_vector(9 downto 0) := '1' & std_logic_vector(to_unsigned(56, 8)) & '0';
38
         variable i : std_logic_vector(9 downto 0) := '1' & std_logic_vector(to_unsigned(12, 8)) & '0';
39
         variable j : std_logic_vector(9 downto 0) := '1' & std_logic_vector(to_unsigned(69, 8)) & '0';
40
         variable data : a_std_v := (a,b,c,d,e,f,g,h,i,j);
41
42
    begin--begin main
43
    value_bin <= std_logic_vector(to_unsigned(105, 8));</pre>
45
    for i in 0 to 9 loop
46
        uart_txd_in <= '1'; wait for 8680 ns; --idle</pre>
47
        for j in 0 to 9 loop
48
49
             uart_txd_in <= data(i)(j);</pre>
             uart_txd_in_vec <= data(i)(1) & data(i)(2) & data(i)(3) & data(i)(4) & data(i)(5) &
50
             \rightarrow data(i)(6) & data(i)(7) & data(i)(8);
             wait for 8680 ns;
5.1
             report(std_logic'Image(uart_txd_in));
52
53
         end loop;
         uart_txd_in <= '1'; wait for 8680 ns; --idle
54
    end loop;
55
    wait;
56
    end process main;
57
58
    clk : process
59
        begin
```

```
CLK100MHZ <= '1'; wait for 5 ns;
CLK100MHZ <= '0'; wait for 5 ns;
a end process clk;
et Behavioral;
```

# 5.5 Python Test

```
import numpy as np
    from timeit import timeit
    def nps(array):
4
        return np.sort(array)
5
    def bubble_sort(array):
        for b in range(0,len(array)):
             for i in range(0,len(array)-1):
9
                 if array[i]>array[i+1]:
10
                     bs_mem = array[i+1]
11
                     array[i+1] = array[i]
12
                     array[i] = bs_mem
13
14
15
    def bubble_sort_opt(array):
        sort_num = 0
16
17
         for b in range(0,len(array)):
             for i in range(0,len(array)-1):
18
                 if array[i]>array[i+1]:
19
                     bs_mem = array[i+1]
20
                     array[i+1] = array[i]
21
22
                     array[i] = bs_mem
                     sort_num = 0
23
                 else:
24
                     sort_num += 1
25
26
27
                 if sort_num == len(array)-1:
                     return array
28
    bs\_times = []
30
    bs_opt_times = []
31
    np_sort_times = []
32
    runs = 10
33
    #generate and sort random arrays of different sizes and store the number of
34
    #clock cycles taken to complete the bubble sort.
35
36
    for i in range(noOfArrays):
        rd_array = arrays[i]
37
        bs_t = timeit('bubble_sort(rd_array)', "from __main__ import bubble_sort, rd_array", number =
38
        bs_o_t = timeit('bubble_sort_opt(rd_array)', "from __main__ import bubble_sort_opt, rd_array",
39
         \hookrightarrow number = runs)
        np_s_t = timeit('nps(rd_array)',"from __main__ import nps, rd_array", number = runs)
40
        bs_times.append(bs_t/runs)
41
42
        bs_opt_times.append(bs_o_t/runs)
        np_sort_times.append(np_s_t/runs)
43
```

# 5.6 Python Board Test

```
#change for recieving the number or clock cycles to sort.
    import serial
    import numpy as np
   import time
    from timeit import timeit
    from datetime import datetime as dt
    np.random.seed(456345)
    ser = serial.Serial('/dev/ttyUSB1', baudrate = 115200, bytesize=8, timeout = 10)
q
10
11
    def fpgaSort(array):
        cyc = 1#number of clock cycles taken to complete the sort
12
13
        key = 105#the indication the fpga should move out of its idle state
        size = len(array)#
14
        #write the key to move the fpga out of the idle state
15
        ser.write((key).to_bytes(1, byteorder = 'big'))
16
        #send the size of the array we want to sort, requrired for sorting.
17
        ser.write((size).to_bytes(1, byteorder = 'big'))
18
19
        for j in range(size):
             #send the elements one by one via serial communication
21
            ser.write(int((array[j])).to_bytes(1, byteorder = 'big'))
23
            #immediatly read the sorted array
24
            if j==size-1:
                d = ser.read(size)
26
                 '''The fpga will repeatedly send the number two
27
                The number of 2's recieves is the number of clockcycles taken
28
                to complete the bubble sort'''
29
30
                two = ser.read()
                r = two
31
                while r == two:
32
                    cyc += 1
33
                    r = ser.read()
34
35
            sort = []
            for a in d:
36
                sort.append(a)
38
        return cyc sort
39
40
    maxArraySize = 250
    step = 5
41
    noOfArrays = int(maxArraySize / step)
    array_sizes = np.arange(step,maxArraySize+1,step)
43
44
    cycTaken = []
    arrays = []
45
    sortedArrays
46
    #generate and sort random arrays of different sizes and store the number of
47
    #clock cycles taken to complete the bubble sort.
48
    for i in range(noOfArrays):
50
        rd_array = np.random.randint(low = 0, high = 99, size = array_sizes[i])
51
        arrays.append(rd_array)
52
        cycles, sortedData = fpgaSort(rd_array)
53
        cycTaken.append(cycles)
        sortedArray.append(sortedData)
55
    ser.close()
```

```
57 print(cycTaken)
```

### 5.7 Python Graph Plotting

```
import matplotlib.pyplot as plt
    figal, (al, nopsd) = plt.subplots(nrows = 1, ncols = 2, figsize = (15,5))
   timeTaken = [x/100 for x in cycTaken] #change number of 10ns cycles to microseconds
   #timeTaken_s = [x*10*10**-9 for x in cycTaken]#change from 10ns cycles t
    #change from seconds to microseconds
    bs\_times\_us = [x*10**6 for x in bs\_times]
    bs_opt_times_us = [x*10**6 for x in bs_opt_times]
10
np_sort_times_us = [x*10**6 for x in np_sort_times]
al.scatter(array_sizes,timeTaken, label = 'FPGA Optimised Bubble Sort')
13 al.scatter(array_sizes,bs_opt_times_us, label = 'Python Optimised Bubble Sort', marker = 'x', c =
  al.scatter(array_sizes,bs_times_us, label = 'Python Standard Bubble Sort', marker = '.')
14
al.scatter(array_sizes,np_sort_times_us, label = 'Numpy Sort', marker = '.')
16 al.legend()
    al.set_xlabel('Array Size')
17
    al.set_yscale('log')
al.set_ylabel('Micro Seconds')
   al.set_title('Sort Time Comparison')
21
22
    nopsd.scatter(array_sizes,timeTaken, label = 'FPGA Optimised Bubble Sort')
    nopsd.scatter(array_sizes,bs_opt_times_us, label = 'Python Optimised Bubble Sort', marker = 'x', c =
     → 'orange')
24 nopsd.legend()
25 nopsd.set_xlabel('Array Size')
nopsd.set_ylabel('Micro Seconds')
nopsd.set_title('Trend of FPGA Sort Time')
```