

ELEC 374 | Digital Systems Engineering

Final Report

April 5th, 2020

Department of Electrical and Computer Engineering

Daniyal Maniar | 20064993

Hermann Krohn | 20057435

Group: 7

Professor: Ahmad Afsahi, P.Eng

Teaching Assistant: Yiltan Temucin

Abstract

The project task was to design, simulate, implement, and verify a Simple RISC computer. The computer consisted of RISC processor, an external memory unit, and input/output functionality. The computer had to be designed in a hardware description language of choice. The group decided to implement the computer in the Verilog description language. The system was designed to be implemented on the DEO board, but due to COVID-19 measures, the design was not able to be implemented on the board.

The implemented design is similar to the project specifications that were provided. Some improvements included:

- A completely modular design that could facilitate:
 - Any 2^N bit size design (16, 32, 64, 128, etc)
 - Any amount of registers (as long as the number of registers isn't above the bit threshold)
 - Any size of RAM
- A dual bus lines system for HI/LO registers to test higher bit count operations
 - Interchange system to switch values between bus lines
- A unique register multiplexer design
- Faster addition algorithm
- Faster multiplication algorithm
- Faster division algorithm

The processor contains an ALU unit, a register file, a select and encode unit, a CON_FF unit, 7 utility registers, and a data path to connect all the modules. The RAM of choice is a synchronous RAM specification.

Table of Contents

Abstract.....	i
Project Specification	1
Phase 1.....	1
Phase 2.....	1
Project Design and Implementation	2
Phase 1.....	2
Phase 2.....	3
Evaluation Result	4
Maximum frequency of operation.....	4
Percentage of chip area	4
Discussion, Conclusion, and Future Work.....	4
Potential Bonuses	5
Appendix I – Code, Wave forms, & Memory Dumps	6
Register	6
Register Test Bench.....	6
Register Waveform	7
Register File.....	7
Register File Testbench	7
Register File Waveform.....	8
Register Multiplexer	8
ALU	9
ALU Result Selector	10
CLA Adder.....	10
CLA Full Adder	11
CLA Adder Testbench	11
CLA Adder Waveform	11
Subtract.....	12
Not.....	12
Multiply	13
Division.....	14
Shift Right	15

Shift left.....	15
Rotate Right.....	15
Rotate Left.....	15
Datapath.....	16
MDR.....	17
MDR Testbench.....	17
MDR Waveform.....	18
CON_FF	18
RAM.....	19
RAM Waveform.....	20
Select and Encode	20
Select and Encode Testbench.....	21
Select and Encode Waveform	21
LD Testbench.....	22
LD Waveform.....	23
LD Case 1	23
LD Case 2	25
LDI Testbench.....	27
LDI Waveform.....	28
LDI Case 1	28
LDI Case 2	30
ST Testbench	32
ST Waveform.....	33
ST Case 1	33
ST Case 2	35
ADDI Testbench.....	37
ADDI Waveform.....	38
ANDI Testbench.....	39
ANDI Waveform	40
ORI Testbench	41
ORI Waveform.....	42
Branch Testbench.....	43
Branch Waveform	44

Branch Case 1	44
Branch Case 2	45
Branch Case 3	46
Branch Case 4	47
JR Testbench.....	48
JR Waveform	49
JAL Testbench.....	50
JAL Waveform	51
MFHI Testbench	52
MFHI Waveform	53
MFLO Testbench	54
MFLO Waveform	55
Input Testbench	56
Input Waveform	57
Output Testbench	58
Output Waveform	59

Project Specification

The project consisted in designing and implementing a mini SRC. The specifications and requirements of the mini SRC are shown below.

Phase 1

- PC, IR, MAR, MDR, and HI/LO registers
- General purpose registers (Change header to set specific number of register)
- Two internal registers (Z and Y)
- Two busses
 - Bus Low
 - Bus High
- Register select logic
- ALU supporting the following operations
 - Add
 - Subtract
 - Multiply
 - Logical AND
 - Logical OR
 - Divide
 - Shift left
 - Shift right
 - Rotate left
 - Rotate right
 - Increment PC
 - Not
 - Negate

Phase 2

- Select and Encode logic unit
- CON FF logic unit
- Input/output registers
- RAM (Size can be set in header: Memory Size*BITS) – Implementation of memory subsystem
- Revision to register R0 – R0 should gate zeros when it is selected as Rb in Id, Idi, and st instructions

Project Design and Implementation

The mini SRC is composed of many hardware components/circuits. Implementation of the components can be found below.

Note **N** refers to the 2^n bit size chosen such as 16, 32, 64, 128 etc.

Phase 1

- **General purpose registers** – The general-purpose registers (**N** bits) consist of a clock, reset, enable, and the bus as inputs. The register's output is connected to the register select logic.
- **PC, IR, and HI/LO registers (N bits)** – Just like the general-purpose registers, the PC, IR, and HI/LO registers consist of a clock, reset, enable, and the bus as inputs. Their outputs are connected to the register select logic.
- **MAR register** - The MAR (**N** bits) register consists of the clock, reset, enable, and bus as inputs. Its output is the address input to the RAM unit (phase 2).
- **MDR register** – The MDR register (**N** bits) consists of a clock, enable, and a reset as inputs. Additionally, the MDR register has the output of a multiplexer feed in as an input. The multiplexer is used to select between data coming from the bus or RAM (phase 2). The output of MDR is connected to the register select logic.
- **Internal registers (Y and Z)** - Register Y (**N** bits) is used as one of the two input to the ALU unit, the other being the bus. The result of the ALU unit is placed in register Z (2^*N bits).
- **Bus** – The bus is used to transfer data between hardware components. This includes sending data to registers or the ALU unit. In phase 2, a second bus was incorporated to transfer the upper **N** bits from register Z to the HI register.
- **Register select logic** – The register select logic is used to allow a register to place its contents on the bus. The register select logic accepts a stream of all the register values as an input, and a one-hot encoded input to select which range from the register value stream to place on the bus. In phase 2, the register select logic incorporated the BAout input to gate zeros if R0 is selected as Rb for load, load immediate, and store instructions.
- **ALU** - The ALU supports the following operations and is implemented as follows:
 - **Addition:** Implemented with carry lookahead circuit/logic
 - **Subtraction:** Implemented using the addition carry lookahead logic. However, the second input is negated with negation circuitry
 - **Multiplication:** Implemented using radix 8 booth's algorithm (3-bit groupings)
 - **Division:** Implemented using a non-restoring division algorithm
 - **Shift right/Shift left:** Module implemented using >> operator

- **Rotate left:** Module implemented by shifting the input left by the rotate amount % the number of bits and then ORing with the input shifted right by rotate amount % the number of bits subtracted from the number of bits. The modulo operator essentially optimizes the rotate operation because once the input has been rotated by the number of bits, every possible solution has been explored
- **Rotate right:** Module implemented by shifting the input right by the rotate amount % the number of bits and then ORing with the input shifted left by rotate amount % the number of bits subtracted from the number of bits. The modulo operator essentially optimizes the rotate operation because once the input has been rotated by the number of bits, every possible solution has been explored
- **Logical AND:** The logical AND operation is implemented using the && operator
- **Logical OR:** The logical OR operation is implemented using the || operator
- **Not:** The Not operation is implemented by XORing the input with 1's
- **Negate:** The negate operation is implemented by first Noting the input with the Not logic and then adding 1 to the result
- **Increment PC:** The increment PC logic uses the carry lookahead adder to add 4 to the value of PC

Phase 2

- **Select and Encode logic:** The select and encode logic is responsible for generating the Rin or Rout signal based on the Ra, Rb, or Rc bits of the instruction.
- **CON FF logic:** The CON FF logic uses bits 19 and 20 from a 32-bit instruction to determine the comparison type (Works with N bit sizes). Comparison types include equal to zero, not equal to zero, and checking if the input is positive or negative. If the input passes the selected comparison test, CON FF outputs a 1, otherwise a 0.
- **Input register:** The input register is implemented like a regular register. However, the enable is always high. The input register has the clock, enable, reset, and the input unit as inputs and the output is connected to the register select logic.
- **Output register:** The output register is implemented like a regular register. The output register has a clock, reset, enable, and the bus as inputs. The output is connected to the output unit.
- **RAM:** The implementation of RAM is a MxN (M can be set in the header) matrix. The inputs to RAM are the value of MDR (data in), the read signal, the write signal, and the address of where to read or write. The output from RAM is connected to the multiplexer that feeds into the MDR register.
- **Revision to R0:** When R0 is selected as Rb in a load, load immediate, or store instruction, R0 is meant to gate zeros. This was implemented in the register select logic

by incorporating the BAout signal. If the one hot bit that feeds into the register select logic represents R0 and BAout is high, then zeros are outputted.

Evaluation Result

Maximum frequency of operation

Based upon our individually set design constraints, the maximum frequency achieved by our design is 20 ns which amounts to a 50 MHz clock speed.

Percentage of chip area

We can see based on the compilation report that the processor used only 7,177 out of the 15,408 logic elements available.

Total amount of logic elements used	Total amount of logic elements available	Percentage of chip area used
7,177	15,408	46.58%

Discussion, Conclusion, and Future Work

The mini SRC was developed up to phase 2. The design and implementation of the CPU incorporated hardware components such as 16 general purpose registers, utility registers such as the PC register, two buses, and an ALU supporting ten different operations such as shifting bits. The design also had a register select circuit that used one-hot encoding to determine which register can place its contents on the bus. Additionally, in phase 2, the select and encode logic was implemented to generate the Rin and Rout signals based on the instruction. In this phase, the CON FF logic was also designed to support branching conditions such as equal to zero, not equal to zero, and checking whether an input is positive or negative. This phase also implemented the input/output registers as well as RAM, the memory subsystem. Lastly, a modification was made to the register select logic to incorporate the BAout signal. The modification allowed R0 to output zeros when R0 was selected in the Rb field of the load, load immediate, and store instructions.

In conclusion, the CPU was able to perform well and accomplished all requirements up to phase 2. Although the CPU designed for this project was relatively simple, it portrays the large number of signals that occur in today's most powerful CPUs. Additionally, the project exemplifies the importance of timing diagrams as, for example, a small mis timing could cause a value to not get latched into a register. As mentioned before, the CPU was able to meet all expectations. However, in the future, changes and new features could be implemented to increase the performance of the CPU. One change is redesigning RAM to be asynchronous. An advantage of asynchronous RAM is that it is not bound by the clock speed and does not have to be synchronized with the clock. Additionally, asynchronous RAM is not triggered by rising or falling

edges which could add latency in the synchronous case. Another change to RAM would be to support read and write operations simultaneously. To do this, both a read and write address would be required and the expected behavior must be defined when attempting to read and write to the same location. A potential solution is to read first and then write or vice versa. Another change would be to add support for interrupts. Adding support for interrupts allows asynchronous methods and events to be triggered at any point as opposed to relying on the clock. An advantage of asynchronous circuitry is that it eliminates skew problems related to the clock signal. Another future implementation would be to incorporate more buses to save execution cycles. For example, the addition of more buses could lead to the support of writing to multiple registers simultaneously which would help reduce the number of cycles needed when executing instructions. In phase 2, a second bus was incorporated which reduced the number of cycles required to transfer data to the HI and LO registers after a multiplication instruction. Lastly, future work for the CPU would require implementing the control unit. Incorporating the control unit would complete the CPU project and make it run on its own as opposed to generating the signals in the test bench.

Potential Bonuses

- Carry lookahead adder
- Completely modular design (2^N bit design, any number of registers, and any size of RAM)
- Radix 8 Booth's Algorithm (3-bit groupings)
- Dual bus lines
- Non-restoring division algorithm
- Unique register select logic (One hot-encoding)

Appendix I – Code, Wave forms, & Memory Dumps

Register

```
// Module for single register
module register #(parameter BITS = 32)(
    input clk, input clear, input loadEnable,
    input [BITS-1:0] inputD,
    output reg [BITS-1:0] outputQ);

// To check whether clock or clear is selected
wire sen;
assign sen = clk || clear;

// At every positive edge do this
always @ (posedge sen)
    // If clear else put value
    if (clear == 1)
        outputQ <= {BITS{1'b0}};
    else if (loadEnable == 1)
        outputQ <= inputD;
endmodule
```

Register Test Bench


```
// Register Testbench
`timescale 1ns/10ps
module register_tb;
    parameter BITS = 32;
    reg [BITS-1:0] input_D;
    reg clk;
    reg clear;
    //reg loadEnable;
    wire loadEnable;
    assign loadEnable = clk;
    wire [BITS-1:0] outputQ;

    register reg_32(clk, clear, loadEnable, input_D, outputQ);

    initial begin
        clk = 0;
        clear = 0;
        input_D = {BITS{1'b0}};
        forever #10 clk = ~clk;
    end

    initial begin
        @ (posedge clk)
            input_D = ~input_D;
        @ (posedge clk)
            input_D = ~input_D;
        @ (posedge clk)
            clear = 1;
            input_D = ~input_D;
        @ (posedge clk)
            input_D = ~input_D;
        @ (posedge clk)
            clear = 0;
            input_D = ~input_D;
        @ (posedge clk)
            input_D = ~input_D;
        @ (posedge clk)
            input_D = ~input_D;
    end
endmodule
```

Register Waveform



Register File

```
// Register File

module registerFile #(parameter BITS = 32, REGISTERS = 16)(
    input [BITS-1:0] busMuxOut,
    input clk,
    input [REGISTERS-1:0] clr, loadEnable,
    output [BITS * REGISTERS - 1 : 0] registerStream
);
    generate
        genvar i;
        for (i = 0; i < REGISTERS; i = i + 1) begin: gen_registers
            register #(.BITS(BITS)) generalRegister(clk, clr[i], loadEnable[i], busMuxOut, registerStream[(i+1) * BITS - 1 : i*BITS]);
        end
    endgenerate
endmodule
```

Register File Testbench

```
`timescale 1ns/10ps

module registerFile_tb;
    parameter BITS = 32;
    parameter REGISTERS = 16;

    reg [BITS-1:0] busMuxOut;
    reg clk;
    reg [REGISTERS-1:0] clr, loadEnable;
    wire [(REGISTERS*BITS)-1:0] registerStream;


    registerFile regFile(busMuxOut, clk, clr, loadEnable, registerStream);

    initial begin
        // Initialize the registers
        clr <= {REGISTERS{1'B0}};
        loadEnable <= {REGISTERS{1'b1}};

        // Generate a clock signal
        clk = 1;
        forever #10 clk = ~clk;
    end

    initial begin
        busMuxOut <= {BITS{1'b1}};
        #100 busMuxOut <= 0;
    end
endmodule
```

Register File Waveform



Register Multiplexer

```
// Module for register file

// Register stream ordering
// Indexes for registers shown below
/*
0 - r0
1 - r1
2 - r2
3 - r3
4 - r4
5 - r5
6 - r6
7 - r7
8 - r8
9 - r9
10 - r10
11 - r11
12 - r12
13 - r13
14 - r14
15 - r15
16 - pc
17 - rZ (LOW/HIGH)
18 - LO/HI
19 - MDR
20 - INPUT
21 - c_sign_extended
22 - INTERHI/INTERLO
*/
module registerSelect #(parameter BITS = 32, REGISTERS = 23)(
    input [BITS * REGISTERS - 1 : 0] registerStream,
    input [REGISTERS - 1 : 0] registerSelect,
    input BAOut,
    output [BITS - 1 : 0] busMuxOut
);

    generate
        genvar i;
        for (i = 0; i < REGISTERS; i = i + 1) begin : register_selector
            assign busMuxOut = registerSelect[i] ? ((BAOut && (i == 0)) ? {BITS{1'b0}} : registerStream[(i+1)*BITS-1: i*BITS]) : {BITS{1'bz}};
        end
    endgenerate
endmodule
```

ALU

```
// ALU
// ctrl_signal is a one-hot encoding
// Indexes for ctrl_signal shown below
/*
0 - add
1 - subtract
2 - multiply
3 - divide
4 - shift right
5 - shift left
6 - rotate right
7 - rotate left
8 - logical and
9 - logical or
10 - negate (two's compliment)
11 - Not (one's compliment)
12 - incPC
*/
module alu #(parameter BITS = 32, SIG_COUNT = 13)(
    input [SIG_COUNT-1:0] ctrl_signal,
    input [BITS-1:0] X, Y,
    output [(BITS*2)-1:0] operationResult
);
    wire signed [BITS - 1:0] add_result, sub_result;
    wire signed [(BITS*2) - 1:0] mul_result, div_result;
    wire[BITS - 1:0] shiftR_result, shiftL_result;
    wire[BITS - 1:0] rotateR_result, rotateL_result;
    wire[BITS - 1:0] and_result, or_result;
    wire[BITS - 1:0] negate_result, not_result;
    wire [BITS - 1:0] pc_result;

    aluResultSelector #(.BITS(BITS), .SIG_COUNT(SIG_COUNT), .OUT_BITS(BITS)) alu_out_select_LO(
        {pc_result, not_result, negate_result, or_result, and_result, rotateL_result, rotateR_result, shiftL_result, shiftR_result, div_result[BITS-1:0], mul_result[BITS-1:0], sub_result, add_result},
        ctrl_signal,
        operationResult[BITS-1:0]
    );
    aluResultSelector #(.BITS(BITS), .SIG_COUNT(SIG_COUNT), .OUT_BITS(BITS)) alu_out_select_HI(
        {{BITS{pc_result[BITS-1]}}, {BITS{not_result[BITS-1]}}, {BITS{nagete_result[BITS-1]}}, {BITS{or_result[BITS-1]}}, {BITS{and_result[BITS-1]}}, {BITS{rotateL_result[BITS-1]}}, {BITS{rotateR_result[BITS-1]}}, {BITS{shiftL_result[BITS-1]}}, {BITS{shiftR_result[BITS-1]}}, div_result[(2*BITS)-1:BITS], mul_result[(2*BITS)-1:BITS], {BITS{sub_result[BITS-1]}}, {BITS{add_result[BITS-1]}}},
        ctrl_signal,
        operationResult[(BITS*2)-1:BITS]
    );
    carryLookAheadAdder #(.BITS(BITS)) cla_inst(X, Y, add_result);
    subtract #(.BITS(BITS)) sub_inst(X, Y, sub_result);
    multiply #(.BITS(BITS)) mul_inst(X, Y, mul_result);
    division #(.BITS(BITS)) div_inst(X, Y, div_result);
    shiftR #(.BITS(BITS)) shiftR_inst(X, Y, shiftR_result);
    shiftL #(.BITS(BITS)) shiftL_inst(X, Y, shiftL_result);
    rotateR #(.BITS(BITS)) rotateR_inst(X, Y, rotateR_result);
    rotateL #(.BITS(BITS)) rotateL_inst(X, Y, rotateL_result);
    assign and_result = X && Y;
    assign or_result = X || Y;
    negate #(.BITS(BITS)) negage_inst(X, negate_result);
    notBits #(.BITS(BITS)) notBits_inst(X, not_result);
    carryLookAheadAdder #(.BITS(BITS)) PC_INC_ADDER ({BITS{1'b0}}+4, Y, pc_result);
endmodule
```

ALU Result Selector

```
// Operation result selector
// aluResultSelector

module aluResultSelector #(parameter BITS=32, SIG_COUNT=13, OUT_BITS=BITS)(
    input [(OUT_BITS*SIG_COUNT)-1:0] resultStream,
    input [SIG_COUNT-1:0] ctrl_signal,
    output [OUT_BITS-1:0] selectedResult
);
    genvar i;
    generate
        for(i = 0; i < SIG_COUNT; i = i + 1)begin : selectResult
            assign selectedResult = ctrl_signal[i] ? resultStream[((i+1)*OUT_BITS)-1:i*OUT_BITS] : {OUT_BITS{1'bz}};
        end
    endgenerate
endmodule
```

CLA Adder

```
// Carry lookahead adder

module carryLookAheadAdder #(parameter BITS=32)(
    input [BITS-1:0] summand1_32_bits,
    input [BITS-1:0] summand2_32_bits,
    output [BITS-1:0] outputSum
);
    wire [BITS:0] w_C;
    wire [BITS-1:0] w_G, w_P, w_Sum;

    // Create the full adders
    genvar i;
    generate
        for(i=0; i<BITS; i=i+1) begin : genFullAdders
            fulladder_cla full_adder_inst(
                .summand1(summand1_32_bits[i]),
                .summand2(summand2_32_bits[i]),
                .inCarry(w_C[i]),
                .sum(w_Sum[i])
            );
        end
    endgenerate

    // Generate the Generate terms and Propagate terms and Carry Terms
    genvar j;
    generate
        for(j=0; j<BITS; j=j+1) begin : genTerms
            assign w_G[j] = summand1_32_bits[j] & summand2_32_bits[j];
            assign w_P[j] = summand1_32_bits[j] | summand2_32_bits[j];
            assign w_C[j+1] = w_G[j] | (w_P[j] & w_C[j]);
        end
    endgenerate

    assign w_C[0] = 1'b0; // no carry input to the first full adder

    //assign outputSum = {w_C[BITS], w_Sum}; // concatenation
    assign outputSum = w_Sum; // concatenation
endmodule
```

CLA Full Adder

```
// Fulladders for carry-lookahead adder

module fulladder_cla(
    input summand1,
    input summand2,
    input inCarry,
    output sum
);

    assign sum = ((summand1 ^ summand2) ^ inCarry);

endmodule
```

CLA Adder Testbench

```
// Carry Lookahead tb
`timescale 1ns/10ps


module carryLookAheadAdder_tb;
    parameter BITS = 32;

    reg [BITS-1:0] summand1 = 0;
    reg [BITS-1:0] summand2 = 0;
    wire [BITS-1:0] sum;

    carryLookAheadAdder #(BITS) cla_inst(
        .summand1_32_bits(summand1),
        .summand2_32_bits(summand2),
        .outputSum(sum)
    );

    initial begin
        #10
        summand1 = 4;
        summand2 = 3;
        #10
        summand1 = 10;
        summand2 = 11;
        #10
        summand1 = 3;
        summand2 = 5;
        #10
        summand1 = 7;
        summand2 = 7;
    end
endmodule
```

CLA Adder Waveform



Subtract

```
// Subtract

module subtract #(parameter BITS=32)(
    input [BITS-1:0] X,
    input [BITS-1:0] Y,
    output [BITS-1:0] outputSub
);

    wire [BITS-1:0] negatedY;

    negate #(.BITS(BITS)) neg_inst(Y, negatedY);

    carryLookAheadAdder #(.BITS(BITS)) cla_inst(X, negatedY, outputSub);

endmodule
```

Negate

```
// Negate (two's compliment)

module negate #(parameter BITS=32)(
    input [BITS-1:0] in,
    output wire [BITS-1:0] out
);

    wire [BITS-1:0] notResult;
    notBits #(.BITS(BITS)) not_inst(in, notResult);

    carryLookAheadAdder #(.BITS(BITS)) cla_inst(notResult, 1, out);

endmodule
```

Not

```
// Not (one's compliment)

module notBits #(parameter BITS=32)(
    input [BITS-1:0] in,
    output wire [BITS-1:0] out
);

    assign out = (in ^ {BITS{1'b1}});

endmodule
```

Multiply

```
// Multiply.v

module multiply #(parameter BITS=32)(
    input [BITS-1:0] multiplicand,
    input [BITS-1:0] multiplier,
    output reg [(BITS*2)-1:0] outputMul
);

wire [BITS-1:0] negMul;
negate #(.BITS(BITS)) neg_inst(multiplicand, negMul);
reg [2:0] bitGroupings [(BITS/2)-1:0]; // Array of 3 bit groupings
reg signed [BITS:0] currentAddition; // current derived value from bit grouping
reg signed [(BITS*2)-1:0] shiftedCurrentAddition;
integer i, j;

always @ (*)
begin
    outputMul = 0;
    bitGroupings[0] = {multiplier[1], multiplier[0], 1'b0};

    for(i = 1;i<(BITS/2);i=i+1) begin
        bitGroupings[i] = {multiplier[(2*i)+1],multiplier[2*i],multiplier[(2*i)-1]};
    end

    for(j=0;j<(BITS/2);j=j+1) begin
        case(bitGroupings[j])
            3'b001 , 3'b010 : currentAddition = {multiplicand[BITS-1], multiplicand};
            3'b011 : currentAddition = {multiplicand, 1'b0};
            3'b100 : currentAddition = {negMul, 1'b0};
            3'b101 , 3'b110 : currentAddition = {negMul[BITS-1], negMul};
            default : currentAddition = 0;
        endcase
        shiftedCurrentAddition = currentAddition << (2*j);
        outputMul = (outputMul + shiftedCurrentAddition);
    end
end
endmodule
```

Division

```
// division.v

module division #(parameter BITS=32)(
    input [BITS-1:0] dividend,
    input [BITS-1:0] divisor,
    output reg [(BITS*2)-1:0] result
);

reg [BITS:0] a;
reg [BITS-1:0] q;
reg [BITS:0] m;
reg negate_flag;

integer i;

always @ *
begin
    a = 0;

    // Make dividend and divisor are positive
    if (dividend[BITS - 1] == 1)
        q = -dividend;
    else
        q = dividend;

    if (divisor[BITS - 1] == 1)
        m = {1'b0, -divisor};
    else
        m = {1'b0, divisor};

    // Determine if result needs to be negated
    if ((dividend[BITS - 1] ^ divisor[BITS - 1]) == 1)
        negate_flag = 1'b1;
    else
        negate_flag = 1'b0;

    for(i = 0; i < BITS; i = i + 1) begin
        a = a << 1;
        a[0] = q[BITS-1];
        q = q << 1;
        if(a[BITS] == 1)
            a = a + m;
        else
            a = a - m;
        if(a[BITS] == 1)
            q[0] = 1'b0;
        else
            q[0] = 1'b1;
    end
    if(a[BITS] == 1) begin
        a = a + m;
    end

    if (negate_flag == 1)
        q = -q;
    result[(2*BITS)-1:BITS] = a[BITS - 1: 0];      // Quotient
    result[BITS-1:0] = q;                           // Remainder
end
endmodule
```

Shift Right

```
// Shift Right

module shiftR #(parameter BITS=32)(
    input [BITS-1:0] in,
    input [BITS-1:0] shiftAmount,
    output wire [BITS-1:0] out
);
    assign out = (in >> shiftAmount);
endmodule
```

Shift left

```
// Shift left

module shiftL #(parameter BITS=32)(
    input [BITS-1:0] in,
    input [BITS-1:0] shiftAmount,
    output wire [BITS-1:0] out
);
    assign out = (in << shiftAmount);
endmodule
```

Rotate Right

```
// Rotate Right

module rotateR #(parameter BITS=32)(
    input [BITS-1:0] in,
    input [BITS-1:0] rotateAmount,
    output wire [BITS-1:0] out
);

    assign out = ((in >> (rotateAmount % BITS))|(in << (BITS-(rotateAmount % BITS))));
endmodule
```

Rotate Left

```
// Rotate Left

module rotateL #(parameter BITS=32)(
    input [BITS-1:0] in,
    input [BITS-1:0] rotateAmount,
    output wire [BITS-1:0] out
);

    assign out = ((in << (rotateAmount % BITS))|(in >> (BITS-(rotateAmount % BITS))));
endmodule
```

Datapath

```
// Datapath

module datapath #(parameter BITS=32, REGISTERS=16, RAMSIZE=512, TOT_REGISTERS=REGISTERS+7, SIG_COUNT=13)(
    input reset, clk, rClk,
    input CONin, PCin, IRin, RYin, RZin, MARin, HILOin, OUTPUTin, INTERin, MDRin, Read, Write, INPUTout, MDRout, HILOout, RZout, PCout, Cout, INTERout,
    input BAout, Gra, Grb, Grc, Rout, Rin,
    input ADD, SUB, MUL, DIV, SHR, SHL, ROR, ROL, AND, OR, NEGATE, NOT, IncPC,
    input [BITS-1:0] INPUTUnit,
    output wire [(BITS*TOT_REGISTERS)-1:0] regSelectStreamLO, regSelectStreamHI,
    output wire [BITS-1:0] busLO, busHI,
    output wire [BITS-1:0] MARVal,
    output wire [(BITS*2)-1:0] RZVal,
    output wire [BITS-1:0] IRVal,
    output wire [BITS-1:0] LOVal, HIVal,
    output wire [BITS-1:0] OUTPUTUnit,
    output wire [BITS-1:0] c_sign_extended,
    output wire [BITS-1:0] MDRVal,
    output wire [BITS-1:0] INTERHIVal, INTERLOVal,
    output wire CON
);
localparam ADDR = $clog2(RAMSIZE);

wire [(BITS*REGISTERS)-1:0] genRegisterStream;
wire [BITS-1:0] PCVal;
wire [BITS-1:0] RYVal;
wire [(BITS*2)-1:0] operationResult;
wire [SIG_COUNT-1:0] alu_ctrl_signal;
wire [BITS-1:0] INVal;
wire [REGISTERS-1:0] GPRin, GPRout;
wire [BITS-1:0] MDatIn;

register #(.BITS(BITS)) PC(clk, reset, PCin, busLO, PCVal);
register #(.BITS(BITS)) IR(clk, reset, IRin, busLO, IRVal);
register #(.BITS(BITS)) RY(clk, reset, RYin, busLO, RYVal);
register #(.BITS(BITS*2)) RZ(clk, reset, RZin, operationResult, RZVal);
register #(.BITS(BITS)) MAR(clk, reset, MARin, busLO, MARVal);
register #(.BITS(BITS)) HI(clk, reset, HILOin, busHI, HIVal);
register #(.BITS(BITS)) LO(clk, reset, HILOin, busLO, LOVal);
register #(.BITS(BITS)) OUTPUT(clk, reset, OUTPUTin, busLO, OUTPUTUnit);
register #(.BITS(BITS)) INPUT(clk, reset, 1'b1, INPUTUnit, INVal);
register #(.BITS(BITS)) INTERHI(clk, reset, INTERin, busLO, INTERHIVal);
register #(.BITS(BITS)) INTERLO(clk, reset, INTERin, busHI, INTERLOVal);
mdr #(.BITS(BITS)) MDR(busLO, MDatIn, Read, clk, reset, MDRin, MDRVal);

ram #(.BITS(BITS), .RAMSIZE(RAMSIZE), .ADDR(ADDR))RAM(MDRVal, Read, Write, MARVal[ADDR-1:0], rClk, MDatIn); // Maybe a fan out warning but should be fine //Not sure if I

//assign regSelectStream = {INVal, MDRVal, LOVal, HIVal, RZVal[(BITS*2)-1:BITS], RZVal[BITS-1:0], PCVal, genRegisterStream};
assign regSelectStreamLO = {INTERLOVal, c_sign_extended, INVal, MDRVal, LOVal, RZVal[BITS-1:0], PCVal, genRegisterStream};
assign regSelectStreamHI = {INTERHIVal, {BITS{1'b0}}, {BITS{1'b0}}, {BITS{1'b0}}, HIVal, RZVal[(2*BITS)-1:BITS], {BITS{1'b0}}, {(BITS*REGISTERS){1'b0}}};
assign alu_ctrl_signal = {IncPC, NOT, NEGATE, OR, AND, ROL, ROR, SHL, SHR, DIV, MUL, SUB, ADD};

selectAndEncode #(.BITS(BITS), .REGISTERS(REGISTERS)) selectAndEncode_inst(IRVal, Gra, Grb, Grc, Rin, Rout, BAout, GPRin, GPRout, c_sign_extended);
registerFile #(.BITS(BITS), .REGISTERS(REGISTERS)) genPurposeRegs(busLO, clk, {REGISTERS{reset}}, GPRin, genRegisterStream);
registerSelect #(.BITS(BITS), .REGISTERS(TOT_REGISTERS)) regSelectLO(regSelectStreamLO, {INTERout, Cout, INPUTout, MDRout, HILOout, RZout, PCout, GPRout}, BAout, busLO);
registerSelect #(.BITS(BITS), .REGISTERS(TOT_REGISTERS)) regSelectHI(regSelectStreamHI, {INTERout, Cout, INPUTout, MDRout, HILOout, RZout, PCout, GPRout}, BAout, busHI);
alu #(.BITS(BITS), .SIG_COUNT(SIG_COUNT)) alu_inst(alu_ctrl_signal, RYVal, busLO, operationResult);
con_ff #(.BITS(BITS)) con_ff_inst(busLO, IRVal[20:19], CONin, CON);

endmodule
```

MDR

```
// MDR (Memory Data Register) with MUX to select between input from the bus or the mem chip

module mdr #(parameter BITS=32)(
    input [BITS-1:0] busMuxOut, MDataIn,
    input read, clk, clear, enable,
    output [BITS-1:0] MDRout
);

    reg [BITS-1:0] muxOut;

    always @ (busMuxOut, MDataIn, read) begin
        if(read == 1)
            muxOut <= MDataIn;
        else
            muxOut <= busMuxOut;
    end

    register #(.BITS(BITS)) MDR_reg(clk, clear, enable, muxOut, MDRout);
endmodule
```

MDR Testbench

```
// MDR tb

`timescale 1ns/10ps

module mdr_tb;
    parameter BITS=32;

    reg [BITS-1:0] busMuxOut, MDataIn;
    reg read, clk, clear, enable;
    wire [BITS-1:0] MDRout;


    mdr #(.BITS(BITS)) mdr_inst(busMuxOut, MDataIn, read, clk, clear, enable, MDRout);

    initial begin
        read <= 1;
        clear <= 0;
        enable <= 1;

        clk = 1;
        forever #10 clk = ~clk;
    end

    initial begin
        busMuxOut <= {BITS{1'b1}};
        MDataIn <= 0;
        #100 read <= 0;
        #100 read <= 1;
    end
endmodule
```

MDR Waveform



CON_FF

```
// con_ff.v

module con_ff #(parameter BITS = 32)(
    input [BITS-1:0] bus,
    input [1:0] IR_C2,
    input CON_enable,
    output reg Q
);

    reg con_d;

    initial begin
        Q <= 0;
    end

    always @ (bus, IR_C2) begin
        case(IR_C2)
            2'b00: con_d <= (bus == 32'h00000000)? 1'b1 : 1'b0;
            2'b01: con_d <= (bus != 32'h00000000)? 1'b1 : 1'b0;
            2'b10: con_d <= (bus[BITS-1] == 1'b0)? 1'b1 : 1'b0;
            2'b11: con_d <= (bus[BITS-1] == 1'b1)? 1'b1 : 1'b0;
            default: con_d <= 0;
        endcase
    end

    always @(posedge CON_enable) begin
        Q <= con_d;
    end
endmodule
```

RAM

```

// RAM

module ram #(parameter BITS=32, RAMSIZE=512, ADDR=$clog2(RAMSIZE))(

    input [BITS-1:0] dataIn,
    input read,
    input write,
    input [ADDR-1:0] address,
    input clk,
    output reg [BITS-1:0] dataOut
);

reg [BITS-1:0] RAM [0:RAMSIZE-1];

initial begin
    // case 1: load
    //RAM[0] <= 'b00000_0000_0000_0000000000000000;
    //RAM[4] <= 'b00000_0001_0000_0000000000001010101;
    //RAM[85] <= 'h0000f7f7;

    // case 2: load (DELETE THIS)
    // RAM[0] <= 'b00000_0001_0000_0000000000000000101;
    // RAM[4] <= 'b00000_0000_0001_000000000000100011;
    // RAM[40] <= '0000hf7f7

    // case 3: load imm
    //RAM[0] <= 'b00000_0001_0000_0000000000000000;
    //RAM[4] <= 'b00001_0001_0000_0000000000001010101;

    // case 4: load imm
    // RAM[0] <= 'b00000_0001_0000_0000000000000000101;
    // RAM[4] <= 'b00001_0000_0001_000000000000100011;

    // Store Case 1
    //RAM[0] <= 'b00000_0001_0000_0000000000001010101;
    //RAM[4] <= 'b00010_0001_0000_0000000000001011010;

    // Store Case 2
    //RAM[0] <= 'b00000_0001_0000_0000000000001010101;
    //RAM[4] <= 'b00010_0001_0001_0000000000001011010;

    // addi case 1
    //RAM[0] <= 'b00000_0001_0000_0000000000001010;
    //RAM[4] <= 'b01011_0010_0001_1111111111111011;

    // andi case 2
    //RAM[0] <= 'b00000_0001_0000_0000000000000000;
    //RAM[4] <= 'b01011_0010_0001_00000000000011010;

    // ori case 2
    //RAM[0] <= 'b00000_0001_0000_0000000000000000;
    //RAM[4] <= 'b01011_0010_0001_00000000000011010;

    // BRANCH zr
    //RAM[0] <= 'b00000_0010_0000_0000000000000000;
    //RAM[4] <= 'b10010_0010_0000_000000000000100011;

    // BRANCH nz
    //RAM[0] <= 'b00000_0010_0000_0000000000000000;
    //RAM[4] <= 'b10010_0010_0001_000000000000100011;

    // BRANCH pl
    //RAM[0] <= 'b00000_0010_0000_0000000000000001;
    //RAM[4] <= 'b10010_0010_0010_000000000000100011;

    //BRANCH brmi
    //RAM[0] <= 'b00000_0010_0000_1000000000000000;
    //RAM[4] <= 'b10010_0010_0011_000000000000100011;

    // mfhi/mflo R2
    //RAM[0] <= 'b00000_0010_0000_0000000000000011;
    //RAM[4] <= 'b00000_0010_0000_0000000000000000;

    // Jump
    //RAM[0] <= 'b00000_0001_0000_000000000000001100;
    //RAM[4] <= 'b10111_0001_0000_0000000000000000;

    // jump jal
    //RAM[0] <= 'b00000_0001_0000_000000000000001100;
    //RAM[4] <= 'b10100_0001_1111_000000000000000001;

    // Input
    //RAM[0] <= 'b10101_0001_0000_000000000000000000;
    //RAM[4] <= 'b00000_0001_0000_000000000000000000;

    // Output
    RAM[0] <= 'b00000_0001_0000_000000000000001111;
    RAM[4] <= 'b10110_0001_0000_000000000000000000;
end

always @ (posedge clk) begin
    if(write == 1 && read == 0) begin
        RAM[address] = dataIn;
    end
    if (read == 1 && write == 0) begin
        dataOut = RAM[address];
    end
end

endmodule

```

RAM Testbench

```
// RAM tb
`timescale ins/10ps

module ram_tb;
parameter BITS=32, RAMSIZE=512, ADDR=$clog2(RAMSIZE);

reg [BITS-1:0] dataIn;
reg read;
reg write;
reg [ADDR-1:0] address;
reg clk;
wire [BITS-1:0] dataOut;


ram2 #(BITS, ADDR, RAMSIZE) ram_inst(dataIn, read, write, address, clk, dataOut);

initial
begin
    clk = 0;
    forever #10 clk = ~clk;
end

initial begin
    // Initialize values to default
    dataIn <= 'h0;
    address <= 'h0;
    write <= 0;
    read <= 0;
    #10;
    dataIn <= 'h5;
    address <= 'h3;
    write <= 1;
    read <= 0;
    #20;
    dataIn <= 'h5;
    write <= 0;
    read <= 1;
end

endmodule
```

RAM Waveform



Select and Encode

```
// Select and Encode

module selectAndEncode #(parameter BITS = 32, REGISTERS = 16, REGISTER_BITS = $clog2(REGISTERS))(
    input [BITS-1:0] IR,
    input Gra, Grb, Grc, Rin, Rout, BAout,
    output [REGISTERS-1:0] reg_in_ctrl, reg_out_ctrl,
    output [BITS-1:0] c_sign_extended
);

// Generate decoder input and c_sign_extended
localparam regA = BITS-5-1;
localparam regB = regA-REGISTER_BITS;
localparam regC = regB-REGISTER_BITS;
localparam Unused = regC-REGISTER_BITS;

// Realized the only time this is used is when the instruction is in
// I-Format, so we always assume Immediate bits end where regC is suppose
// to end. Do not read the sign extended output unless in I Format
//assign c_sign_extended = {{(BITS-Unused){IR[Unused]}}, IR[Unused:0]};
//assign c_sign_extended = {{(BITS-1-regC){IR[regC]}}, IR[regC:0]};

wire [REGISTER_BITS-1:0] decoder_in;
assign decoder_in = (IR[regA:regB+1]&{REGISTER_BITS{Gra}}) | (IR[regB:regC+1]&{REGISTER_BITS{Grb}}) | (IR[regC:Unused+1]&{REGISTER_BITS{Grc}});

genvar i;
generate
    for(i = 0; i < REGISTERS; i = i + 1) begin : decode
        assign reg_in_ctrl[i] = (decoder_in == i) & Rin;
        assign reg_out_ctrl[i] = (decoder_in == i) & (Rout|BAout);
    end
endgenerate

endmodule
```

Select and Encode Testbench

```
// selectAndEncode_tb
`timescale 1ns/10ps

module selectAndEncode_tb;
  parameter BITS = 32;
  parameter REGISTERS = 16;
  parameter REGISTER_BITS = $clog2(REGISTERS);
  localparam immediateValen = (BITS-5-(REGISTER_BITS*3));


  wire [BITS-1:0] IR;
  reg Gra, Grb, Grc, Rin, Rout, BAout;
  wire [REGISTERS-1:0] reg_in_ctrl, reg_out_ctrl;
  wire [BITS-1:0] c_sign_extended;

  reg [4:0] opCode;
  reg [REGISTER_BITS-1:0] regA, regB, regC;
  reg [immediateValen-1:0] immediateVal;
  assign IR = {opCode, regA, regB, regC, immediateVal};

  selectAndEncode #(BITS(BITS), .REGISTERS(REGISTERS), .REGISTER_BITS(REGISTER_BITS)) sAndE_inst(IR, Gra, Grb, Grc, Rin, Rout, BAout, reg_in_ctrl, reg_out_ctrl, c_sign_extended);

  initial begin
    // R format
    opCode <= 5'b00011;
    regA <= ({REGISTER_BITS{1'b0}} + 6);
    regB <= ({REGISTER_BITS{1'b0}} + 0);
    regC <= ({REGISTER_BITS{1'b0}} + 13);
    immediateVal <= ({immediateValen{1'b0}}+4130);
    Gra <= 0;
    Grb <= 1;
    Grc <= 0;
    Rin <= 1;
    Rout <= 0;
    BAout <= 0;
  end
endmodule
```

Select and Encode Waveform



LD Testbench

```

// Load tb
`timescale 1ns/10ps
module load_tb;
parameter BITS=32, REGISTERS=16, TOT_REGISTERS=REGISTERS+7, RAMSIZE=512;

reg INPUTout, MDOut, HILOut, RZout, PCout, Cout, INTERout, Baut, Gra, Grb, Grc, Rout, Rin; // add any other signals to see in your simulation
reg CONin, PCin, IRin, Rzin, MARin, HILOin, OUTPUTin, INTERin, MDRin, Read, Write, INPUTout, MDOut, HILOout, RZout, PCout, Cout, INTERout,
reg Read, Write, ADD, SUB, MUL, DIV, SHR, SHL, ROR, ROL, AND, OR, NEGATE, NOT, IncPC;
reg clk, rclk;
reg [BITS-1:0] INPUTUnit;
reg reset;
wire [BITS*TOT_REGISTERS]:10 regSelectStream0, regSelectStreamH1;
wire [BITS-1:0] busIO, busH1;
wire [BITS-1:0] MARVal;
wire [(BITS*2)-1:0] RZVal;
wire [BITS-1:0] IRVal;
wire [BITS-1:0] OUTPUtUnit;
wire [BITS-1:0] c_sign_extended;
wire [BITS-1:0] MDVal;
wire [BITS-1:0] INTERVAL;
wire [BITS-1:0] R0Val, R1Val, L0Val, H1Val;
assign R0Val = regSelectStream0[0:(1*BITS)-1:BITS*0];
assign R1Val = regSelectStream0[0:(2*BITS)-1:BITS*1];
assign L0Val = regSelectStream0[0:(3*BITS)-1:BITS*2];
assign H1Val = regSelectStream0[0:(4*BITS)-1:BITS*3];

parameter Default = 4'b0000, T0 = 4'b0001, T1 = 4'b0000, T2 = 4'b0001,
T3 = 4'b0100, T4 = 4'b0101, T5 = 4'b0110, T6 = 4'b0111,
T7 = 4'b1000, T8 = 4't1001, T9 = 4'b1010;

reg [3:0] Present_state = Default;
reg preload_reg = 1'b0;

datapath #(.(BITS), .REGISTERS(REGISTERS), .RAMSIZE(RAMSIZE)) DUT(
    .reset, .clk, .rclk,
    .CONin, .PCin, .IRin, .Rzin, .MARin, .HILOin, .OUTPUTin, .INTERin, .MDRin, .Read, .Write, .INPUTout, .MDOut, .HILOout, .RZout, .PCOut, .Cout, .INTERout,
    .ADD, .SUB, .MUL, .DIV, .SHR, .SHL, .ROR, .ROL, .AND, .OR, .NEGATE, .NOT, .IncPC,
    .INPUTUnit, .regSelectStream0, .regSelectStreamH1,
    .busIO, .busH1,
    .MARVal,
    .RZVal,
    .IRVal,
    .L0Val,
    .H1Val,
    .OUTPUtUnit,
    .c_sign_extended,
    .MDVal,
    .INTERVAL,
    .INTERL0Val,
    .INTERH1Val,
    .COM);
end

initial begin
    clk = 0;
    forever #10 clk = ~clk;
end

initial begin
    rclk = 1;
    forever #5 rclk = ~rclk;
end


always @ (posedge clk) // finite state machine; if clock rising-edge
begin
    case (Present_state)
        Default : Present_state = T0;
        T0 : Present_state = T1;
        T1 : Present_state = T2;
        T2 : begin
            if (preload_reg == 1)
                Present_state = T5;
            else
                Present_state = T3;
        end
        T3 : Present_state = T4;
        T4 : Present_state = T1;
        T5 : Present_state = T6;
        T6 : Present_state = T7;
        T7 : Present_state = T8;
        T8 : Present_state = T9;
    endcase
end

always @ (Present_state) // do the required job in each state
begin
    case (Present_state) // assert the required signals in each clock cycle
        Default: begin
            PCin <= 1;
            CONin <= 0; PCin <= 0; IRin <= 0; Rzin <= 0; MARin <= 0; HILOin <= 0; MDRin <= 0; OUTPUTin <= 0; INTERin <= 0;
            Read <= 0; Write <= 0;
            INPUTout <= 0; MDOut <= 0; HILOout <= 0; RZout <= 0; PCout <= 0; Cout <= 0; INTERout <= 0;
            Baut <= 0; Grb <= 0; Grc <= 0; Rout <= 0; Rin <= 0;
            ADD <= 0; SUB <= 0; MUL <= 0; DIV <= 0; SHR <= 0; SHL <= 0; ROR <= 0; ROL <= 0; AND <= 0; OR <= 0; NEGATE <= 0; NOT <= 0; IncPC <= 0;
            INPUTUnit <= (BITS*100);
            #5 reset <= 0;
        end
        T0: begin
            MARin <= 1; IncPC <= 1; Rzin <= 1; PCout <= 1;
        end
        T1: begin
            Read <= 1;
            PCin <= 1; MDRin <= 1;
            #5 RZout <= 0; PCout <= 0; MARin <= 0; IncPC <= 0; Rzin <= 0;
        end
        T2: begin
            IRin <= 1;
            #5 PCin <= 0; RZout <= 0; MDOut <= 1; Read <= 0;
        end
        T3: begin
            Gra <= 1; Rin <= 1;
            #5 MDOut <= 0; IRin <= 0; Cout <= 1;
        end
        T4: begin
            MARin <= 1; IncPC <= 1; RZin <= 1;
            #5 Gra <= 0; Rin <= 0; Cout <= 1; preLoad_reg <= 1;
        end
        T5: begin
            RYin <= 1; Grb <= 1;
            #5 IRin <= 0; MDOut <= 0; BAout <= 1;
        end
        T6: begin
            ADD <= 1; Rzin <= 1;
            #5 RYin <= 0; Grb <= 0; BAout <= 0; Cout <= 1;
        end
        T7: begin
            MARin <= 1;
            #5 ADD <= 0; Rzin <= 0; RZout <= 1; Cout <= 0;
        end
        T8: begin
            Read <= 1; MDRin <= 1;
            #5 MARin <= 0; RZout <= 0;
        end
        T9: begin
            Gra <= 1; Rin <= 1;
            #5 MDRin <= 0; MDOut <= 1; Read <= 0;
        end
    endcase
end
endmodule

```

LD Waveform


LD Case 1



Memory dump before LD Case 1

```
// memory data file (do not edit the following line - required for mem load use)
// instance=/load_tb/DUT/RAM/RAM
// format=mti addressradix=h dataradix=h version=1.0 wordsperline=8
 0: 00000000 xxxxxxxx xxxxxxxx xxxxxxxx 00800055 xxxxxxxx xxxxxxxx xxxxxxxx
 8: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
/*
 50: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx 0000f7f7 xxxxxxxx xxxxxxxx
 58: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
/*
1f8: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
```

LD Case 2



Memory dump before LD Case 2

```
// memory data file (do not edit the following line - required for mem load use)
// instance=/load_tb/DUT/RAM/RAM
// format=mti addressradix=h dataradix=h version=1.0 wordsperline=8
0: 00800005 xxxxxxxx xxxxxxxx xxxxxxxx 00080023 xxxxxxxx xxxxxxxx xxxxxxxx
8: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
*
28: 0000f7f7 xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
30: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
*
1f8: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
```

LDI Testbench

```

// Load_imm tb

`timescale 1ns/10ps
module load_imm_tb;
parameter BITS=32, REGISTERS=16, TOT_REGISTERS=REGISTERS+7, RAMSIZE=512;

reg INPUTout, MDRout, HILOut, RZout, PCout, Cout, INTERout, BAout, Gra, Grb, Grc, Rout, Rin; // add any other signals to see in your simulation
reg CONin, PCin, IRin, RYin, Rzin, MARin, HILoin, OUTPUTin, INTERin, MDRin;
reg Read, Write, ADD, SUB, MUL, DIV, SHR, SHL, ROR, ROL, AND, OR, NEGATE, NOT, IncPC;
reg clk, rClk;
reg [BITS-1:0] INPUTUnit;
reg [BITS-1:0] reset;
wire [(BITS*TOT_REGISTERS)-1:0] regSelectStreamLO, regSelectStreamHI;
wire [BITS-1:0] busLO, busHI;
wire [BITS-1:0] MARVal;
wire [(BITS*2)-1:0] RZVal;
wire [BITS-1:0] LVal;
wire [BITS-1:0] OUTPUTUnit;
wire [BITS-1:0] c_sign_extended;
wire [BITS-1:0] MDRVal;
wire [BITS-1:0] INTERHIVal, INTERLOVal;
wire CON;
wire [BITS-1:0] R0Val, R1Val, L0Val, H1Val;
assign L0Val = regSelectStreamLO((1*BITS)-1:BITS*0);
assign R1Val = regSelectStreamLO(2*BITS)-1:BITS*1);

parameter Default = 4'b0000, T0 = 4'b0001, T1 = 4'b0010, T2 = 4'b0011,
T3 = 4'b0100, T4 = 4'b0101, T5 = 4'b0110, T6 = 4'b0111,
T7 = 4'b1000, T8 = 4'b1001, T9 = 4'b1010;

reg [3:0] Present_state = Default;
reg preload_reg = 1'b0;

datapath #(BITS(BITS), .REGISTERS(REGISTERS), .RAMSIZE(RAMSIZE)) DUT(
    .reset, .clk, .rClk,
    .CONin, .PCin, .IRin, .RYin, .Rzin, .MARin, .HILoin, .OUTPUTin, .INTERin, .MDRin, .Read, .Write, .INPUTout, .MDRout, .HILOut, .RZout, .PCout, .Cout, .INTERout,
    .BAout, .Gra, .Grb, .Grc, .Rout, .Rin,
    .ADD, .SUB, .MUL, .DIV, .SHR, .SHL, .ROR, .ROL, .AND, .OR, .NEGATE, .NOT, .IncPC,
    .INPUTUnit,
    .regSelectStreamLO, .regSelectStreamHI,
    .busLO, .busHI,
    .MARVal,
    .RZVal,
    .LVal,
    .R0Val, .R1Val,
    .OUTPUTUnit,
    .c_sign_extended,
    .MDRVal,
    .INTERHIVal, .INTERLOVal,
    .CON
);

initial begin
    clk = 0;
    forever #10 clk = ~clk;
end

initial begin
    rClk = 1;
    forever #5 rClk = ~rClk;
end


always @(posedge clk) // finite state machine; if clock rising-edge
begin
    case (Present_state)
        Default : Present_state = T0;
        T0 : Present_state = T1;
        T1 : Present_state = T2;
        T2 : begin
            if(preload_reg == 1)
                Present_state = T5;
            else
                Present_state = T3;
        end
        T3 : Present_state = T4;
        T4 : Present_state = T1;
        T5 : Present_state = T6;
        T6 : Present_state = T7;
    endcase
end

always @(Present_state) // do the required job in each state
begin
    case (Present_state) // assert the required signals in each clock cycle
        Default: begin
            reset <= 1;
            CONin <= 0; PCin <= 0; IRin <= 0; RYin <= 0; Rzin <= 0; MARin <= 0; MDRin <= 0; OUTPUTin <= 0; INTERin <= 0;
            Read <= 0; Write <= 0;
            INPUTout <= 0; MDRout <= 0; HILOut <= 0; RZout <= 0; PCout <= 0; Cout <= 0; INTERout <= 0;
            BAout <= 0; Gra <= 0; Grb <= 0; Grc <= 0; Rout <= 0; Rin <= 0;
            ADD <= 0; SUB <= 0; MUL <= 0; DIV <= 0; SHR <= 0; SHL <= 0; ROR <= 0; ROL <= 0; AND <= 0; OR <= 0; NEGATE <= 0; NOT <= 0; IncPC <= 0;
            INPUTUnit <= {BITS(1'b0)};
            #5 reset <= 0;
        end
        T0: begin
            MARin <= 1; IncPC <= 1; RZin <= 1; PCout <= 1;
        end
        T1: begin
            Read <= 1;
            PCin <= 1; MDRin <= 1;
            #5 RZout <= 1; PCout <= 0; MARin <= 0; IncPC <= 0; RZin <= 0;
        end
        T2: begin
            IRin <= 1;
            #5 PCin <= 0; RZout <= 0; MDRin <= 0; Read <= 0;
        end
        T3: begin
            Grb <= 1; Rin <= 1;
            #5 MDRout <= 0; IRin <= 0; Cout <= 1;
        end
        T4: begin
            MARin <= 1; IncPC <= 1; RZin <= 1;
            #5 Gra <= 0; Rin <= 0; Cout <= 0; PCout <= 1; preload_reg <= 1;
        end
        T5: begin
            RYin <= 1; Grb <= 1;
            #5 IRin <= 0; MDRout <= 0; BAout <= 1;
        end
        T6: begin
            ADD <= 1; RZin <= 1;
            #5 RYin <= 0; Grb <= 0; BAout <= 0; Cout <= 1;
        end
        T7: begin
            Gra <= 1; Rin <= 1;
            #5 ADD <= 0; RZin <= 0; RZout <= 1; Cout <= 0;
        end
    endcase
end
endmodule

```

LDI Waveform


LDI Case 1



Memory dump before LDI Case 1

```
// memory data file (do not edit the following line - required for mem load use)
// instance=/load_imm_tb/DUT/RAM/RAM
// format=mti addressradix=h dataradix=h version=1.0 wordsperline=8
0: 00800000 xxxxxxxx xxxxxxxx xxxxxxxx 08800055 xxxxxxxx xxxxxxxx xxxxxxxx
8: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
*
1f8: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
```

LDI Case 2



Memory dump before LD Case 2

```
// memory data file (do not edit the following line - required for mem load use)
// instance=/load_imm_tb/DUT/RAM/RAM
// format=mti addressradix=h dataradix=h version=1.0 wordsperline=8
 0: 00800005 xxxxxxxx xxxxxxxx xxxxxxxx 08080023 xxxxxxxx xxxxxxxx xxxxxxxx
 8: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
*
1f8: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
```

ST Testbench

```

// Store tb
`timescale 1ns/10ps
module store_tb;

parameter BITS=32, REGISTERS=16, TOT_REGISTERS=REGISTERS+7, RAMSIZE=512;
parameter Default = 4'b0000, T0 = 4'b0001, T1 = 4'b0010, T2 = 4'b0011,
           T3 = 4'b0100, T4 = 4'b0101, T5 = 4'b0110, T6 = 4'b0111,
           T7 = 4'b1000, T8 = 4'b1001, T9 = 4'b1010, T10 = 4'b1011;

reg [BITS-1:0] INPUTout, MDRout, HILOout, RZout, PCout, Cout, INTERout, BAout, Gra, Grb, Grc, Rout, Rin; // add any other signals to see in your simulation
reg MARin, PCin, IRin, RYin, RZin, MARin, HILOin, OUTPUTin, INTERin, MDRin;
reg Read, Write, ADD, SUB, MUL, DIV, SHR, SHL, ROR, ROL, AND, OR, NEGATE, NOT, IncPC;
reg clk, rClk;
reg [BITS-1:0] INPUTUnit;
reg reset;
wire [(BITS*TOT_REGISTERS)-1:0] regSelectStreamO, regSelectStreamHI;
wire [(BITS-1:0)] busLO, busHI;
wire [(BITS-1:0)] MARval;
wire [(BITS*2)-1:0] RZval;
wire [(BITS-1:0)] IRval;
wire [(BITS-1:0)] INPUTval;
wire [(BITS-1:0)] MDRval;
wire [(BITS-1:0)] INTERRival, INTERLoval;
wire [(BITS-1:0)] R0Val, R1Val, L0Val, H1Val;
assign R0Val = regSelectStreamO[(#BITS)-1:BITS*0];
assign R1Val = regSelectStreamO[(#BITS)-1:BITS*1];

parameter Default = 4'b0000, T0 = 4'b0001, T1 = 4'b0010, T2 = 4'b0011,
           T3 = 4'b0100, T4 = 4'b0101, T5 = 4'b0110, T6 = 4'b0111,
           T7 = 4'b1000, T8 = 4'b1001, T9 = 4'b1010, T10 = 4'b1011;

reg [3:0] Present_state = Default;
reg preload_reg = 1'b0;

datapath #(BITS, .REGISTERS(REGISTERS), .RAMSIZE(RAMSIZE)) DUT(
    .clk(clk), .rClk(rClk),
    .CONIn, PCin, IRin, RYin, RZin, MARin, HILOin, OUTPUTin, INTERin, MDRin, Read, Write, INPUTout, MDRout, HILOout, RZout, PCout, Cout, INTERout,
    .BAout, Gra, Grb, Grc, Rout, Rin,
    .ADD, SUB, MUL, DIV, SHR, SHL, ROR, ROL, AND, OR, NEGATE, NOT, IncPC,
    .INPUTUnit,
    .regSelectStreamO, regSelectStreamHI,
    .busLO, busHI,
    .MARval,
    .RZval,
    .IRval,
    .L0Val, H1Val,
    .OUTPUTUnit,
    .c_sign_extended,
    .MDRval,
    .INTERRival, INTERLoval,
    .CON);
    
initial begin
    clk = 0;
    forever #10 clk = ~clk;
end

initial begin
    rClk = 1;
    forever #5 rClk = ~rClk;
end


always @(posedge clk) // finite state machine; if clock rising-edge
begin
    case (Present_state)
        Default : Present_state = T0;
        T0 : Present_state = T1;
        T1 : Present_state = T2;
        T2 : begin
            if(preload_reg == 1)
                Present_state = T5;
            else
                Present_state = T3;
        end
        T3 : Present_state = T4;
        T4 : Present_state = T5;
        T5 : Present_state = T6;
        T6 : Present_state = T7;
        T7 : Present_state = T8;
        T8 : Present_state = T9;
        T9 : Present_state = T10;
    endcase
end

always @(Present_state) // do the required job in each state
begin
    case (Present_state) // assert the required signals in each clock cycle
        Default: begin
            PCin <= 1;
            CONin <= 0; IRin <= 0; RYin <= 0; RZin <= 0; MARin <= 0; HILOin <= 0; MDRin <= 0; OUTPUTin <= 0; INTERin <= 0;
            Read <= 0; Write <= 0;
            INPUTout <= 0; MDRout <= 0; HILOout <= 0; PCout <= 0; Cout <= 0; INTERout <= 0;
            BAout <= 0; Gra <= 0; Grb <= 0; Grc <= 0; Rout <= 0; Rin <= 0;
            ADD <= 0; SUB <= 0; MUL <= 0; DIV <= 0; SHR <= 0; SHL <= 0; ROR <= 0; ROL <= 0; AND <= 0; OR <= 0; NEGATE <= 0; NOT <= 0; IncPC <= 0;
            INPUTUnit <= (BITS{1'b0});
            #5 reset <= 0;
        end
        T0: begin
            MARin <= 1; IncPC <= 1; RZin <= 1; PCout <= 1;
        end
        T1: begin
            Read <= 1;
            PCin <= 1; MDRin <= 1;
            #5 RZout <= 1; PCout <= 0; MARin <= 0; IncPC <= 0; RZin <= 0;
        end
        T2: begin
            IRin <= 1;
            #5 PCin <= 0; RZout <= 0; MDRin <= 1; Read <= 0;
        end
        T3: begin
            Gra <= 1; Rin <= 1;
            #5 MDRout <= 0; IRin <= 0; Cout <= 1;
        end
        T4: begin
            MARin <= 1; IncPC <= 1; RZin <= 1;
            #5 Gra <= 0; Rin <= 0; Cout <= 0; PCout <= 1; preload_reg <= 1;
        end
        T5: begin
            RYin <= 1; Grb <= 1;
            #5 IRin <= 0; MDRout <= 0; BAout <= 1;
        end
        T6: begin
            ADD <= 1; RZin <= 1;
            #5 RYin <= 0; Grb <= 0; BAout <= 0; Cout <= 1;
        end
        T7: begin
            MARin <= 1;
            #5 Cout <= 0; ADD <= 0; RZin <= 0; RZout <= 1;
        end
        T8: begin
            Gra <= 1; MDRin <= 1;
            #5 Gra <= 0; MDRin <= 0; Rout <= 1;
        end
        T9: begin
            Write <= 1;
            #5 Gra <= 0; MDRin <= 0; Rout <= 0;
        end
        T10: begin
            MDRin <= 1;
            #5 Write <= 0; Read <= 1;
        end
    endcase
end
endmodule

```

ST Waveform

ST Case 1




Memory dump before ST Case 1

```
// memory data file (do not edit the following line - required for mem load use)
// instance=/store_tb/DUT/RAM/RAM
// format=mti addressradix=h dataradix=h version=1.0 wordsperline=8
0: 00800055 xxxxxxxx xxxxxxxx xxxxxxxx 1080005a xxxxxxxx xxxxxxxx xxxxxxxx
8: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
*
58: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
60: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
*
1f8: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
```

Memory dump after ST Case 1

```
// memory data file (do not edit the following line - required for mem load use)
// instance=/store_tb/DUT/RAM/RAM
// format=mti addressradix=h dataradix=h version=1.0 wordsperline=8
0: 00800055 xxxxxxxx xxxxxxxx xxxxxxxx 1080005a xxxxxxxx xxxxxxxx xxxxxxxx
8: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
*
58: xxxxxxxx xxxxxxxx 00000055 xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
60: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
*
1f8: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
```

ST Case 2



Memory dump before ST Case 2

```
// memory data file (do not edit the following line - required for mem load use)
// instance=/store_tb/DUT/RAM/RAM
// format=mti addressradix=h dataradix=h version=1.0 wordsperline=8
0: 00800055 xxxxxxxx xxxxxxxx xxxxxxxx 1080005a xxxxxxxx xxxxxxxx xxxxxxxx
8: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
*
58: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
60: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
*
1f8: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
```

Memory dump after ST Case 2

```
// memory data file (do not edit the following line - required for mem load use)
// instance=/store_tb/DUT/RAM/RAM
// format=mti addressradix=h dataradix=h version=1.0 wordsperline=8
0: 00800055 xxxxxxxx xxxxxxxx xxxxxxxx 1088005a xxxxxxxx xxxxxxxx xxxxxxxx
8: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
*
a8: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx 00000055
b0: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
*
1f8: xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx
```

ADDI Testbench

```

// addi tb
`timescale 1ns/10ps
module addi_tb;
parameter BITS=32, REGISTERS=16, TOT_REGISTERS=REGISTERS+7, RAMSIZE=512;
parameter Default = 4'b0000, T0 = 4'b0001, T1 = 4'b0010, T2 = 4'b0011,
           T3 = 4'b0100, T4 = 4'b0101, T5 = 4'b0110, T6 = 4'b0111,
           T7 = 4'b1000;

reg [3:0] Present_state = Default;
reg preload_reg = 1'b0;

datapath #(BITS(BITS), .REGISTERS(REGISTERS), .RAMSIZE(RAMSIZE)) DUT(
    .reset(),
    .clk(),
    .CONin(),
    .PCin(),
    .IRin(),
    .RYin(),
    .RZin(),
    .MARin(),
    .HILOin(),
    .OUTPUTin(),
    .INTERin(),
    .Read(),
    .Write(),
    .INPUTout(),
    .MDRout(),
    .RZout(),
    .PCout(),
    .Cout(),
    .INTERout(),
    .Baout(),
    .Gra(),
    .Grb(),
    .Grc(),
    .Rout(),
    .Rin(),
    .ADD(),
    .SUB(),
    .MUL(),
    .DIV(),
    .SHR(),
    .ROL(),
    .AND(),
    .OR(),
    .NEGATE(),
    .NOT(),
    .IncPC()
);

initial begin
    clk = 0;
    forever #10 clk = ~clk;
end

initial begin
    rClk = 1;
    forever #5 rClk = ~rClk;
end

always @(posedge clk) // finite state machine; if clock rising-edge
begin
    case (Present_state)
        Default : Present_state = T0;
        T0 : Present_state = T1;
        T1 : Present_state = T2;
        T2 : begin
            if(preload_reg == 1)
                Present_state = T5;
            else
                Present_state = T3;
        end
        T3 : Present_state = T4;
        T4 : Present_state = T1;
        T5 : Present_state = T6;
        T6 : Present_state = T7;
    endcase
end

always @(Present_state) // do the required job in each state
begin
    case (Present_state) // assert the required signals in each clock cycle
        Default: begin
            reset <= 1;
            CONin <= 0; PCin <= 0; IRin <= 0; RYin <= 0; RZin <= 0; MARin <= 0; HILOin <= 0; MDRin <= 0; OUTPUTin <= 0; INTERin <= 0;
            Read <= 0; Write <= 0; INPUTout <= 0; MDRout <= 0; RZout <= 0; PCout <= 0; Cout <= 0; INTERout <= 0;
            Baout <= 0; Gra <= 0; Grb <= 0; Grc <= 0; Rout <= 0; Rin <= 0;
            ADD <= 0; SUB <= 0; MUL <= 0; DIV <= 0; SHR <= 0; SHL <= 0; ROR <= 0; AND <= 0; OR <= 0; NEGATE <= 0; NOT <= 0; IncPC <= 0;
            INPUTUnit <= {BITS(1'b0)};
            #5 reset <= 0;
        end
        T0: begin
            MARin <= 1; IncPC <= 1; RZin <= 1; PCout <= 1;
        end
        T1: begin
            Read <= 1;
            PCin <= 1; MDRin <= 1;
            #5 RZout <= 1; PCout <= 0; MARin <= 0; IncPC <= 0; RZin <= 0;
        end
        T2: begin
            IRin <= 1;
            #PCin <= 0; RZout <= 0; MDRout <= 1; MDRin <= 0; Read <= 0;
        end
        T3: begin
            Gra <= 1; Rin <= 1;
            #5 MDRout <= 0; IRin <= 0; Cout <= 1;
        end
        T4: begin
            MARin <= 1; IncPC <= 1; RZin <= 1;
            #5 Gra <= 0; Rin <= 0; Cout <= 0; PCout <= 1; preload_reg <= 1;
        end
        T5: begin
            Grb <= 1; RYin <= 1;
            #5 MDRout <= 0; IRin <= 0; Rout <= 1;
        end
        T6: begin
            ADD <= 1; RZin <= 1;
            #5 Rout <= 0; Grb <= 0; RYin <= 0; Cout <= 1;
        end
        T7: begin
            Gra <= 1; Rin <= 1;
            #5 Cout <= 0; ADD <= 0; RZin <= 0; RZout <= 1;
        end
    endcase
end
endmodule

```

ADDI Waveform



ANDI Testbench

```

// andi tb
`timescale 1ns/10ps
module andi_tb;

parameter BITS=32, REGISTERS=16, TOT_REGISTERS=REGISTERS+7, RAMSIZE=512;
reg INPUTout, MDRout, HILOut, RZout, PCout, Cout, INTERout, BAout, Gra, Grb, Grc, Rout, Rin; // add any other signals to see in your simulation
reg CONin, PCin, IRin, RVin, RZin, MARin, HILoin, OUTPUTin, INTERin, MDRin;
reg Read, Write, ADD, SUB, MUL, DIV, SHR, SHL, ROR, ROL, AND, OR, NEGATE, NOT, IncPC;
reg clk, rClk;
reg [BITS-1:0] INPUTUnit;
reg reset;
wire [(BITS*TOT_REGISTERS)-1:0] regSelectStreamLO, regSelectStreamHI;
wire [(BITS-1:0)] busLO, busHI;
wire [(BITS-1:0)] MARVal;
wire [(BITS*2)-1:0] RZVal;
wire [(BITS-1:0)] IRVal;
wire [(BITS-1:0)] OUTPUTUnit;
wire [(BITS-1:0)] c_sign_extended;
wire [(BITS-1:0)] MDRVal;
wire [(BITS-1:0)] INTERHival, INTERLOval;
wire CON;
wire [(BITS-1:0)] R0Val, R1Val, R2Val, LOVal, HIVal;
assign R0Val = regSelectStreamLO[(1*BITS)-1:BITS*0];
assign R1Val = regSelectStreamLO[(2*BITS)-1:BITS*1];
assign R2Val = regSelectStreamLO[(3*BITS)-1:BITS*2];
parameter Default = 4'b0000, T0 = 4'b0001, T1 = 4'b0010, T2 = 4'b0011,
           T3 = 4'b0100, T4 = 4'b0101, T5 = 4'b0110, T6 = 4'b0111,
           T7 = 4'b1000;

reg [3:0] Present_state = Default;
reg preload_reg = 1'b0;

datapath #(.BITS(BITS), .REGISTERS(REGISTERS), .RAMSIZE(RAMSIZE)) DUT(
    .reset, .clk, .rClk,
    .CONin, .Cin, .IRin, .RVin, .RZin, .MARin, .HILoin, .OUTPUTin, .INTERin, .MDRin, .Read, .Write, .INPUTout, .MDRout, .HILOut, .RZout, .PCout, .Cout, .INTERout,
    .ADD, .SUB, .MUL, .DIV, .SHR, .SHL, .ROR, .ROL, .AND, .OR, .NEGATE, .NOT, .IncPC,
    .INPUTUnit,
    .regSelectStreamLO, .regSelectStreamHI,
    .busLO, .busHI,
    .MARVal,
    .RZVal,
    .IRVal,
    .LOVal, .HIVal,
    .OUTPUTUnit,
    .c_sign_extended,
    .MDRVal,
    .INTERHival, .INTERLOval,
    .CON);

initial begin
    clk = 0;
    forever #10 clk = ~clk;
end

initial begin
    rClk = 1;
    forever #5 rClk = ~rClk;
end

always @(posedge clk) // finite state machine; if clock rising-edge
begin
    case (Present_state)
        case (Present_state)
            Default : Present_state = T0;
            T0 : Present_state = T1;
            T1 : Present_state = T2;
            T2 : begin
                if(preload_reg == 1)
                    Present_state = T5;
                else
                    Present_state = T3;
            end
            T3 : Present_state = T4;
            T4 : Present_state = T1;
            T5 : Present_state = T6;
            T6 : Present_state = T7;
        endcase
    end
end

always @(Present_state) // do the required job in each state
begin
    case (Present_state) // assert the required signals in each clock cycle
        case (Present_state)
            Default: begin
                #5 reset <= 1;
                CONin <= 0; PCin <= 0; IRin <= 0; RVin <= 0; RZin <= 0; MARin <= 0; HILoin <= 0; MDRin <= 0; OUTPUTin <= 0; INTERin <= 0;
                INPUTout <= 0; MDRout <= 0; HILOut <= 0; RZout <= 0; PCout <= 0; Cout <= 0; INTERout <= 0;
                BAout <= 0; Grb <= 0; Grc <= 0; Rout <= 0; Rin <= 0;
                ADD <= 0; SUB <= 0; MUL <= 0; DIV <= 0; SHR <= 0; SHL <= 0; ROR <= 0; ROL <= 0; AND <= 0; OR <= 0; NEGATE <= 0; NOT <= 0; IncPC <= 0;
                INPUTUnit <= (BITS{1'b0});
            end
            T0: begin
                MARin <= 1; IncPC <= 1; RZin <= 1; PCout <= 1;
            end
            T1: begin
                Read <= 1;
                PCin <= 1; MDRin <= 1;
                #5 RZout <= 1; PCout <= 0; MARin <= 0; IncPC <= 0; RZin <= 0;
            end
            T2: begin
                IRin <= 1;
                #5 PCin <= 0; RZout <= 0; MDRout <= 1; MDRin <= 0; Read <= 0;
            end
            T3: begin
                Gra <= 1; Rin <= 1;
                #5 MDRout <= 0; IRin <= 0; Cout <= 0;
            end
            T4: begin
                MARin <= 1; IncPC <= 1; RZin <= 1;
                #5 Gra <= 0; Rin <= 0; Cout <= 0; PCout <= 1; preload_reg <= 1;
            end
            T5: begin
                Grb <= 1; RVin <= 1;
                #5 MDRout <= 0; IRin <= 0; Rout <= 1;
            end
            T6: begin
                AND <= 1; RZin <= 1;
                #5 Rout <= 0; Grb <= 0; RVin <= 0; Cout <= 1;
            end
            T7: begin
                Gra <= 1; Rin <= 1;
                #5 Cout <= 0; AND <= 0; RZin <= 0; RZout <= 1;
            end
        endcase
    end
end
endmodule

```

ANDI Waveform



ORI Testbench

```

// ori tb
`timescale 1ns/10ps
module ori_tb;

parameter BITS=32, REGISTERS=16, TOT_REGISTERS=REGISTERS+7, RAMSIZE=512;

reg INPUTout, MDRout, HILout, RZout, PCout, Cout, INTERout, BAout, Gra, Grb, Grc, Rout, Rin; // add any other signals to see in your simulation
reg CONin, PCin, IRin, RYin, RZin, MARin, HILin, OUTPUTin, INTERin, MDRin;
reg Read, Write, ADD, SUB, MUL, DIV, SHR, SHL, ROR, ROL, AND, OR, NEGATE, NOT, IncPC;
reg clk, rclk;
reg [BITS-1:0] INPUTUnit;
reg reset;
wire [BITS*TOT_REGISTERS-1:0] regSelectStream0, regSelectStreamHI;
wire [BITS-1:0] bus0, busHI;
wire [BITS-1:0] MARVal;
wire [(BITS*2)-1:0] RZVal;
wire [BITS-1:0] IRVal;
wire [BITS-1:0] OUTPUTUnit;
wire [BITS-1:0] c_sign_extended;
wire [BITS-1:0] MDRVal;
wire [(BITS-1:0) INTERHIVal, INTERLOWal];
wire CON;
wire [BITS-1:0] R0Val, R1Val, R2Val, L0Val, H1Val;
assign R0Val = regSelectStream0[1*(BITS)-1:BITS*0];
assign R1Val = regSelectStream0[2*(BITS)-1:BITS*1];
assign R2Val = regSelectStream0[3*(BITS)-1:BITS*2];

parameter Default = 4'b0000, T0 = 4'b0001, T1 = 4'b0010, T2 = 4'b0011,
           T3 = 4'b0100, T4 = 4'b0101, T5 = 4'b0110, T6 = 4'b0111,
           T7 = 4'b1000;

reg [3:0] Present_state = Default;
reg preload_reg = 1'b0;

datapath #(BITS, .REGISTERS(REGISTERS), .RAMSIZE(RAMSIZE)) DUT(
    .reset, .clk, .rclk,
    .CONin, .PCin, .IRin, .RYin, .RZin, .MARin, .HILin, .OUTPUTin, .INTERin, .MDRin, .Read, .Write, .INPUTout, .MDRout, .HILout, .RZout, .PCout, .Cout, .INTERout,
    .ADD, .SUB, .MUL, .DIV, .SHR, .SHL, .ROR, .ROL, .AND, .OR, .NEGATE, .NOT, .IncPC,
    .INPUTUnit,
    .regSelectStream0, .regSelectStreamHI,
    .bus0, .busHI,
    .MARVal,
    .RZVal,
    .IRVal,
    .L0Val,
    .H1Val,
    .OUTPUTUnit,
    .c_sign_extended,
    .MDRVal,
    .INTERHIVal, .INTERLOWal,
    .CON);

initial begin
    Clk = 0;
    forever #10 clk = ~clk;
end


initial begin
    rClk = 1;
    forever #5 rClk = ~rClk;
end

always @(posedge clk) // finite state machine; if clock rising-edge
begin
    case (Present_state)
        Default : Present_state = T0;
        T0 : Present_state = T1;
        T1 : Present_state = T2;
        T2 : begin
            if(preload_reg == 1)
                Present_state = T5;
            else
                Present_state = T3;
        end
        T3 : Present_state = T4;
        T4 : Present_state = T1;
        T5 : Present_state = T6;
        T6 : Present_state = T7;
    endcase
end

always @ (Present_state) // do the required job in each state
begin
    case (Present_state) // assert the required signals in each clock cycle
        Default: begin
            reset <= 1;
            CONin <= 0; PCin <= 0; IRin <= 0; RYin <= 0; RZin <= 0; MARin <= 0; HILin <= 0; MDRin <= 0; OUTPUTin <= 0; INTERin <= 0;
            Read <= 0; Write <= 0;
            INPUTout <= 0; MDRout <= 0; RZout <= 0; PCout <= 0; Cout <= 0; INTERout <= 0;
            BAout <= 0; Gra <= 0; Grb <= 0; Grc <= 0; Rout <= 0; Rin <= 0;
            ADD <= 0; SUB <= 0; MUL <= 0; DIV <= 0; SHR <= 0; SHL <= 0; ROR <= 0; ROL <= 0; AND <= 0; OR <= 0; NEGATE <= 0; NOT <= 0; IncPC <= 0;
            INPUTUnit <= (BITS*1'b0);
            #5 reset <= 0;
        end
        T0: begin
            MARin <= 1; IncPC <= 1; RZin <= 1; PCout <= 1;
        end
        T1: begin
            Read <= 1;
            PCin <= 1; MDRin <= 1;
            #5 RZout <= 1; PCout <= 0; MARin <= 0; IncPC <= 0; RZin <= 0;
        end
        T2: begin
            IRin <= 1;
            #5 PCin <= 0; RZout <= 0; MDRout <= 1; MDRin <= 0; Read <= 0;
        end
        T3: begin
            Gra <= 1; Rin <= 1;
            #5 MDRout <= 0; IRin <= 0; Cout <= 1;
        end
        T4: begin
            MARin <= 1; IncPC <= 1; RZin <= 1;
            #5 Gra <= 0; Rin <= 0; Cout <= 0; PCout <= 1; preload_reg <= 1;
        end
        T5: begin
            Grb <= 1; RYin <= 1;
            #5 MDRout <= 0; IRin <= 0; Rout <= 1;
        end
        T6: begin
            OR <= 1; RZin <= 1;
            #5 Rout <= 0; Grb <= 0; RYin <= 0; Cout <= 1;
        end
        T7: begin
            Gra <= 1; Rin <= 1;
            #5 Cout <= 0; OR <= 0; RZin <= 0; RZout <= 1;
        end
    endcase
end
endmodule

```

ORI Waveform



Branch Testbench

```

// branch tb
`timescale 1ns/10ps
module branch_tb;

parameter BITS=32, REGISTERS=16, TOT_REGISTERS=REGISTERS+7, RAMSIZE=512;

reg INPUTout, MD Rout, HILOout, RZout, PCout, Cout, INTERout, BAout, Gra, Grb, Grc, Rout, Rin; // add any other signals to see in your simulation
reg CONin, PCin, IRin, RYin, RZin, MARin, HILOin, OUTPUTin, INTERin, MDRin;
reg Read, Write, ADD, SUB, MUL, DIV, SHR, ROR, ROL, AND, OR, NEGATE, NOT, IncPC;
reg clk, rclk;
reg [BITS-1:0] INPUTunit;
reg reset;
wire [BITS*TOT_REGISTERS-1:0] regSelectStreamO, regSelectStreamHI;
wire [BITS-1:0] busO, busHI;
wire [BITS-1:0] MARVal;
wire [(BITS*2)-1:0] RZVal;
wire [BITS-1:0] IRVal;
wire [BITS-1:0] OUTPUTunit;
wire [BITS-1:0] c_sign_extended;
wire [BITS-1:0] MDRVal;
wire [BITS-1:0] INTERHIVal, INTERLOWval;
wire [CON-1:0] COM;
wire [BITS-1:0] R0Val, R1Val, L0Val, H1Val, PCVal;
assign R0Val = regSelectStreamO[0:(1*BITS)-1:BITS*0];
assign R1Val = regSelectStreamO[2*(BITS)-1:BITS*1];
assign PCVal = regSelectStreamO[(1*BITS)-1:BITS*16];

parameter Default = 4'b0000, T0 = 4'b0001, T1 = 4'b0010, T2 = 4'b0011,
           T3 = 4'b0100, T4 = 4'b0101, T5 = 4'b0110, T6 = 4'b0111, T7 = 4'b1000, T8 = 4'b1001;

reg [3:0] Present_state = Default;
reg preload_reg = 1'b0;

datapath #(.BITS(BITS), .REGISTERS(REGISTERS), .RAMSIZE(RAMSIZE)) DUT(
    .reset, .clk, .rclk,
    .CONin, .PCin, .IRin, .RYin, .RZin, .MARin, .HILOin, .OUTPUTin, .INTERin, .MDRin, .Read, .Write, .INPUTout, .MD Rout, .HILOout, .RZout, .PCout, .Cout, .INTERout,
    .ADD, .SUB, .MUL, .DIV, .SHR, .ROL, .AND, .OR, .NEGATE, .NOT, .IncPC,
    .INPUTunit,
    .regSelectStreamO, .regSelectStreamHI,
    .busO, .busHI,
    .MARVal,
    .RZVal,
    .IRVal,
    .L0Val, .H1Val,
    .OUTPUTunit,
    .c_sign_extended,
    .MDRVal,
    .INTERHIVal, .INTERLOWval,
    .COM);

initial begin
    clk = 0;
    forever #10 clk = ~clk;
end

initial begin
    rClk = 1;
    forever #5 rClk = ~rClk;
end


always @(posedge clk) // finite state machine; if clock rising-edge
begin
    case (Present_state)
        Default : Present_state = T0;
        T0 : Present_state = T1;
        T1 : Present_state = T2;
        T2 : begin
            if(preload_reg == 1)
                Present_state = T5;
            else
                Present_state = T3;
        end
        T3 : Present_state = T4;
        T4 : Present_state = T1;
        T5 : Present_state = T6;
        T6 : Present_state = T7;
        T7 : Present_state = T8;
    endcase
end

always @(Present_state) // do the required job in each state
begin
    case (Present_state) // assert the required signals in each clock cycle
        Default: begin
            reset <= 1;
            CONin <= 0; PCin <= 0; IRin <= 0; RYin <= 0; RZin <= 0; MARin <= 0; HILOin <= 0; MDRin <= 0; OUTPUTin <= 0; INTERin <= 0;
            Read <= 0; Write <= 0;
            INPUTout <= 0; MD Rout <= 0; HILOout <= 0; RZout <= 0; PCout <= 0; Cout <= 0; INTERout <= 0;
            BAout <= 0; Gra <= 0; Grb <= 0; Grc <= 0; Rout <= 0; Rin <= 0;
            ADD <= 0; SUB <= 0; MUL <= 0; DIV <= 0; SHR <= 0; ROR <= 0; ROL <= 0; AND <= 0; OR <= 0; NEGATE <= 0; NOT <= 0; IncPC <= 0;
            #5 INPUTunit <= {BITS(1'b0)};
            #5 reset <= 0;
        end
        T0: begin
            MARin <= 1; IncPC <= 1; RZin <= 1; PCout <= 1;
        end
        T1: begin
            Read <= 1;
            PCin <= 1; MDRin <= 1;
            #5 RZout <= 1; PCout <= 0; MARin <= 0; RZin <= 0;
        end
        T2: begin
            IRin <= 1;
            #5 PCin <= 0; RZout <= 0; MDRout <= 1; MDRin <= 0; Read <= 0;
        end
        T3: begin
            Gra <= 1; Rin <= 1;
            #5 MDRout <= 0; IRin <= 0; Cout <= 1;
        end
        T4: begin
            MARin <= 1; IncPC <= 1; RZin <= 1;
            #5 Gra <= 0; Rin <= 0; Cout <= 0; PCout <= 1; preload_reg <= 1;
        end
        T5: begin
            Gra <= 1;
            #5 MDRout <= 0; IRin <= 0; Rout <= 1;
        end
        T6: begin
            RYin <= 1; CONin <= 1;
            #5 Gra <= 0; CONin <= 0; Rout <= 0; PCout <= 1;
        end
        T7: begin
            ADD <= 1; RZin <= 1;
            #5 RYin <= 0; PCout <= 0; Cout <= 1;
        end
        T8: begin
            PCin <= CON;
            #5 Cout <= 0; ADD <= 0; RZin <= 0; RZout <= 1;
        end
    endcase
end
endmodule


```

Branch Waveform


Branch Case 1




Branch Case 2



Branch Case 3



Branch Case 4



JR Testbench

```

// jump tb
`timescale 1ns/10ps
module jump_tb;

parameter BITS=32, REGISTERS=16, TOT_REGISTERS=REGISTERS+7, RAMSIZE=512;
parameter Default = 4'b0000, T0 = 4'b0001, T1 = 4'b0010, T2 = 4'b0011,
            T3 = 4'b0100, T4 = 4'b0101, T5 = 4'b0110;

reg [3:0] Present_state = Default;
reg preload_reg = 1'b0;

datapath #(BITS, REGISTERS, RAMSIZE) DUT(
    .reset(),
    .clk(),
    .rClk(),
    .CONin(),
    .PCin(),
    .IRin(),
    .RYin(),
    .RZin(),
    .MARin(),
    .HILOin(),
    .OUTPUTin(),
    .INTERin(),
    .MDRin(),
    .Read(),
    .Write(),
    .ADD(),
    .SUB(),
    .MUL(),
    .DIV(),
    .SHR(),
    .SHL(),
    .ROL(),
    .AND(),
    .OR(),
    .NEGATE(),
    .NOT(),
    .IncPC(),
    .INPUTout(),
    .MDRout(),
    .HILOout(),
    .RZout(),
    .PCout(),
    .Cout(),
    .INTERout(),
    .Rin(),
    .busLO(),
    .busHI(),
    .MARval(),
    .RZval(),
    .IRval(),
    .LOval(),
    .Hival(),
    .OUTPUTunit(),
    .c_sign_extended(),
    .MDRval(),
    .INTERHival(),
    .INTERLoval(),
    .CON()
);

initial begin
    clk = 0;
    forever #10 clk = ~clk;
end

initial begin
    rClk = 1;
    forever #5 rClk = ~rClk;
end

always @(posedge clk) // finite state machine; if clock rising-edge
begin
    case (Present_state)
        Default : Present_state = T0;
        T0 : Present_state = T1;
        T1 : Present_state = T2;
        T2 : begin
            if(preload_reg == 1)
                Present_state = T5;
            else
                Present_state = T3;
        end
        T3 : Present_state = T4;
        T4 : Present_state = T1;
    endcase
end

always @(Present_state) // do the required job in each state
begin
    case (Present_state) // assert the required signals in each clock cycle
        Default: begin
            reset <= 1;
            CONin <= 0; PCin <= 0; IRin <= 0; RYin <= 0; RZin <= 0; MARin <= 0; HILOin <= 0; MDRin <= 0; OUTPUTin <= 0; INTERin <= 0;
            Read <= 0; Write <= 0;
            INPUTout <= 0; MDRout <= 0; HILOout <= 0; RZout <= 0; PCout <= 0; Cout <= 0; INTERout <= 0;
            BAout <= 0; Gra <= 0; Grb <= 0; Grc <= 0; Rout <= 0; Rin <= 0;
            ADD <= 0; SUB <= 0; MUL <= 0; DIV <= 0; SHR <= 0; SHL <= 0; ROL <= 0; AND <= 0; OR <= 0; NEGATE <= 0; NOT <= 0; IncPC <= 0;
            INPUTunit <= {BITS(1'b0)};
            #5 reset <= 0;
        end
        T0: begin
            MARin <= 1; IncPC <= 1; RZin <= 1; PCout <= 1;
        end
        T1: begin
            Read <= 1;
            PCin <= 1; MDRin <= 1;
            #5 RZout <= 1; PCout <= 0; MARin <= 0; IncPC <= 0; RZin <= 0;
        end
        T2: begin
            IRin <= 1;
            #5 PCin <= 0; RZout <= 0; MDRout <= 1; MDRin <= 0; Read <= 0;
        end
        T3: begin
            Gra <= 1; Rin <= 1;
            #5 MDRout <= 0; IRin <= 0; Cout <= 1;
        end
        T4: begin
            MARin <= 1; IncPC <= 1; RZin <= 1;
            #5 Gra <= 0; Rin <= 0; Cout <= 0; PCout <= 1; preload_reg <= 1;
        end
        T5: begin
            Gra <= 1; PCin <= 1;
            #5 MDRout <= 0; IRin <= 0; Rout <= 1;
        end
    endcase
end
endmodule

```

JR Waveform



JAL Testbench

```

// jump_al_tb
`timescale 1ns/10ps
module jump_al_tb;

parameter BITS=32, REGISTERS=16, TOT_REGISTERS=REGISTERS+7, RAMSIZE=512;

reg INPUTout, MDRout, HILOut, RZout, PCout, Cout, INTERout, RAout, Gra, Grb, Grc, Rout, Rin; // add any other signals to see in your simulation
reg CONin, PCin, IRin, RVin, Rzin, MARin, HILOin, OUTPUTin, INTERin, MDRin;
reg Read, Write, ADD, SUB, MUL, DIV, SHR, SHL, ROR, ROL, AND, OR, NEGATE, NOT, IncPC;
reg CLK, rCLK;
reg [BITS-1:0] INPUTUnit;
reg reset;
wire [BITS*TOT_REGISTERS-1:0] regSelectStreamO, regSelectStreamHI;
wire [BITS-1:0] busLO, busHI;
wire [BITS-1:0] MARVal;
wire [(BITS*2)-1:0] RZVal;
wire [BITS-1:0] IRVal;
wire [BITS-1:0] OUTPUTUnit;
wire [BITS-1:0] c_sign_extended;
wire [BITS-1:0] MDVal;
wire [BITS-1:0] INTERHival, INTERLOval;
wire CON;
wire [BITS-1:0] RVVal, R1Val, R15Val, PCVal, LOVal, H1Val;
assign RVVal = regSelectStreamO[(1*BITS)-1:BITS*0];
assign R1Val = regSelectStreamO[(2*BITS)-1:BITS*1];
assign R15Val = regSelectStreamO[(16*BITS)-1:BITS*15];
assign PCVal = regSelectStreamO[(17*BITS)-1:BITS*16];

parameter Default = 4'b0000, T0 = 4'b0001, T1 = 4'b0010, T2 = 4'b0011,
T3 = 4'b0100, T4 = 4'b0101, T5 = 4'b0110, T6 = 4'b0111, T7 = 4'b1000, T8 = 4'b1001;

reg [3:0] Present_state = Default;
reg preload_reg = 1'b0;

datapath #(BITS), .REGISTERS(REGISTERS), .RAMSIZE(RAMSIZE) DUT(
    .clk(CLK),
    .CON(CON),
    .PCin(PCin),
    .IRin(IRin),
    .RVin(RVin),
    .Rzin(RZin),
    .MARin(MARin),
    .HILOin(HILOin),
    .OUTPUTin(OUTPUTin),
    .INTERin(INTERin),
    .MDRin(MDRin),
    .Read(Read),
    .Write(Write),
    .ADD(ADD),
    .SUB(SUB),
    .MUL(MUL),
    .DIV(DIV),
    .SHR(SHR),
    .SHL(SHL),
    .ROR(ROR),
    .ROL(ROL),
    .AND(AND),
    .OR(OR),
    .NEGATE(NEGATE),
    .NOT(NOT),
    .IncPC(IncPC),
    .INPUTUnit(INPUTUnit),
    .regSelectStreamO(regSelectStreamO),
    .busLO(busLO),
    .busHI(busHI),
    .MARVal(MARVal),
    .RZVal(RZVal),
    .IRVal(IRVal),
    .LOVal(LOVal),
    .H1Val(H1Val),
    .OUTPUTUnit(OUTPUTUnit),
    .c_sign_extended(c_sign_extended),
    .MDVal(MDVal),
    .INTERHival(INTERHival),
    .INTERLOval(INTERLOval),
    .CON(CON));
);

initial begin
    CLK = 0;
    forever #10 CLK = ~CLK;
end

initial begin
    rCLK = 1;
    forever #5 rCLK = ~rCLK;
end

always @(posedge CLK) // finite state machine; if clock rising-edge
begin
    case (Present_state)
        Default : Present_state = T0;
        T0 : Present_state = T1;
        T1 : Present_state = T2;
        T2 : begin
            if(preload_reg == 1)
                Present_state = T5;
            else
                Present_state = T3;
        end
        T3 : Present_state = T4;
        T4 : Present_state = T1;
        T5 : Present_state = T6;
        T6 : Present_state = T7;
        T7 : Present_state = T8;
    endcase
end

always @ (Present_state) // do the required job in each state
begin
    case (Present_state) // assert the required signals in each clock cycle
        Default: begin
            reset <= 1;
            CONin <= 0; PCin <= 0; IRin <= 0; RVin <= 0; MARin <= 0; HILOin <= 0; OUTPUTin <= 0; INTERin <= 0;
            Read <= 0; Write <= 0;
            INPUTout <= 0; MDRout <= 0; HILOut <= 0; RZout <= 0; PCout <= 0; Cout <= 0; INTERout <= 0;
            RAout <= 0; Gra <= 0; Grb <= 0; Grc <= 0; Rout <= 0; Rin <= 0;
            ADD <= 0; SUB <= 0; MUL <= 0; DIV <= 0; SHR <= 0; SHL <= 0; ROR <= 0; ROL <= 0; AND <= 0; OR <= 0; NEGATE <= 0; NOT <= 0; IncPC <= 0;
            INPUTUnit <= {BITS{1'b0}};
            #5 reset <= 0;
        end
        T0: begin
            MARin <= 1; IncPC <= 1; RZin <= 1; PCout <= 1;
        end
        T1: begin
            Read <= 1;
            PCin <= 1; MDRin <= 1;
            #5 RZout <= 1; PCout <= 0; MARin <= 0; IncPC <= 0; RZin <= 0;
        end
        T2: begin
            IRin <= 1;
            #5 PCin <= 0; RZout <= 0; MDRout <= 1; MDRin <= 0; Read <= 0;
        end
        T3: begin
            Gra <= 1; Rin <= 1;
            #5 MDRout <= 0; IRin <= 0; Cout <= 1;
        end
        T4: begin
            MARin <= 1; IncPC <= 1; RZin <= 1;
            #5 Gra <= 0; Rin <= 0; Cout <= 0; PCout <= 1; preload_reg <= 1;
        end
        T5: begin
            RVin <= 1;
            #5 MDRout <= 0; IRin <= 0; PCout <= 1;
        end
        T6: begin
            ADD <= 1; RZin <= 1;
            #5 RVin <= 0; PCout <= 0; Cout <= 1;
        end
        T7: begin
            Grb <= 1; Rin <= 1;
            #5 ADD <= 0; RZin <= 0; Cout <= 0; RZout <= 1;
        end
        T8: begin
            Gra <= 1; PCin <= 1;
            #5 Grb <= 0; Rin <= 0; RZout <= 0; Rout <= 1;
        end
    endcase
end
endmodule

```

JAL Waveform



MFHI Testbench

```

// mfhi_tb
`timescale 1ns/10ps
module mfhi_tb;

parameter BITS=32, REGISTERS=16, TOT_REGISTERS=REGISTERS+7, RAMSIZE=512;

reg INPUTout, MDRout, HILOut, RZout, PCout, Cout, INTERout, BAout, Gra, Grb, Grc, Rout, Rin; // add any other signals to see in your simulation
reg CONin, PCin, IRin, RYin, RZin, MARin, HILoin, OUTPUTin, INTERin, MDRin;
reg Read, Write, ADD, SUB, MUL, DIV, SHR, ROR, ROL, AND, OR, NEGATE, NOT, IncPC;
reg clk, rclk;
reg [BITS-1:0] INPUTunit;
reg reset;
wire [(BITS*TOT_REGISTERS)-1:0] regSelectStreamO, regSelectStreamHI;
wire [BITS-1:0] busO, busHI;
wire [BITS-1:0] MARVal;
wire [(BITS*2)-1:0] RZval;
wire [BITS-1:0] IVal;
wire [BITS-1:0] OUTPUTunit;
wire [BITS-1:0] c_sign_extended;
wire [BITS-1:0] MDRVal;
wire [(BITS-1:0) INTERHIVal, INTERLoval;
wire COM;
wire [BITS-1:0] R0Val, R1Val, R2Val, L0Val, H1Val;
assign R0Val = regSelectStreamO[1*(BITS)-1:BITS*0];
assign R1Val = regSelectStreamO[2*(BITS)-1:BITS*1];
assign R2Val = regSelectStreamO[3*(BITS)-1:BITS*2];

parameter Default = 4'b0000, T0 = 4'b0001, T1 = 4'b0010, T2 = 4'b0011,
           T3 = 4'b0100, T4 = 4'b0101, T5 = 4'b0110, T6 = 4'b0111, T7 = 4'b1000, T8 = 4'b1001;

reg [3:0] Present_state = Default;
reg preload_reg = 1'b0;

datapath #(.BITS(BITS), .REGISTERS(REGISTERS), .RAMSIZE(RAMSIZE)) DUT(
    .reset, .clk, .rclk,
    .CONin, .PCin, .IRin, .RYin, .RZin, .MARin, .HILoin, .OUTPUTin, .INTERin, .MDRin, .Read, .Write, .INPUTout, .MDRout, .HILOut, .RZout, .PCout, .Cout, .INTERout,
    .ADD, .SUB, .MUL, .DIV, .SHR, .ROL, .ROR, .AND, .OR, .NEGATE, .NOT, .IncPC,
    .INPUTunit,
    .regSelectStreamO, .regSelectStreamHI,
    .busO, .busHI,
    .MARVal,
    .RZVal,
    .IVal,
    .L0Val, .H1Val,
    .OUTPUTunit,
    .c_sign_extended,
    .MDRVal,
    .INTERHIVal, .INTERLoval,
    .COM);

initial begin
    clk = 0;
    forever #10 clk = ~clk;
end


initial begin
    rClk = 1;
    forever #5 rClk = ~rClk;
end

always @(posedge clk) // finite state machine; if clock rising-edge
begin
    case (Present_state)
        Default : Present_state = T0;
        T0 : Present_state = T1;
        T1 : Present_state = T2;
        T2 : begin
            if(preload_reg == 1)
                Present_state = T7;
            else
                Present_state = T3;
        end
        T3 : Present_state = T4;
        T4 : Present_state = T5;
        T5 : Present_state = T6;
        T6 : Present_state = T1;
        T7 : Present_state = T8;
    endcase
end

always @(Present_state) // do the required job in each state
begin
    case (Present_state) // assert the required signals in each clock cycle
        Default: begin
            reset <= 1;
            CONin <= 0; PCin <= 0; IRin <= 0; RYin <= 0; RZin <= 0; MARin <= 0; HILoin <= 0; MDRin <= 0; OUTPUTin <= 0; INTERin <= 0;
            Read <= 0; Write <= 0;
            INPUTout <= 0; MDRout <= 0; HILOut <= 0; RZout <= 0; PCout <= 0; Cout <= 0; INTERout <= 0;
            BAout <= 0; Gra <= 0; Grb <= 0; Grc <= 0; Rout <= 0; Rin <= 0;
            ADD <= 0; SUB <= 0; MUL <= 0; DIV <= 0; SHR <= 0; ROR <= 0; ROL <= 0; AND <= 0; OR <= 0; NEGATE <= 0; NOT <= 0; IncPC <= 0;
            #5 reset <= 0;
        end
        T0: begin
            MARin <= 1; IncPC <= 1; RZin <= 1; PCout <= 1;
        end
        T1: begin
            Read <= 1; PCin <= 1; MDRin <= 1;
            #5 RZout <= 1; PCout <= 0; MARin <= 0; IncPC <= 0; RZin <= 0;
        end
        T2: begin
            IRin <= 1;
            #5 PCin <= 0; RZout <= 0; MDRout <= 1; Read <= 0;
        end
        T3: begin
            HILoin <= 1;
            #5 MDRout <= 0; IRin <= 0; Cout <= 1;
        end
        T4: begin
            INTERin <= 1;
            #5 HILoin <= 0; Cout <= 0; HILOut <= 1;
        end
        T5: begin
            HILoin <= 1;
            #5 INTERin <= 0; INTERout <= 1; HILOut <= 0;
        end
        T6: begin
            MARin <= 1; IncPC <= 1; RZin <= 1;
            #5 HILoin <= 0; PCout <= 1; preload_reg <= 1; INTERout <= 0;
        end
        T7: begin
            INTERin <= 1;
            #5 MDRout <= 0; IRin <= 0; HILOut <= 1; PCout <= 0; MARin <= 0;
        end
        T8: begin
            Gra <= 1; Rin <= 1;
            #5 INTERin <= 0; HILOut <= 0; INTERout <= 1;
        end
    endcase
end
endmodule

```

MFHI Waveform



MFLO Testbench

```
// mflo_tb

'timescale 1ns/10ps
module mflo_tb;

parameter BITS=32, REGISTERS=16, TOT_REGISTERS=REGISTERS+7, RAMSIZE=512;
parameter Default = 4'b0000, T0 = 4'b0010, T1 = 4'b0011,
           T2 = 4'b0100, T3 = 4'b0101, T4 = 4'b0110, T5 = 4'b0111;

reg [3:0] Present_state = Default;
reg preload_reg = 1'b0;

datapath #(BITS, REGISTERS, RAMSIZE) DUT(
    .reset, .clk, .rClk,
    .CONIN, .PCin, .IRin, .RYin, .RZin, .MARin, .HILOin, .OUTPUTin, .INTERin, .MDRin, .Read, .Write, .INPUTout, .MDRout, .HILOout, .RZout, .PCout, .Cout, .INTERout,
    .BAout, .Gra, .Grb, .Grc, .Rout, .Rin,
    .ADD, .SUB, .MUL, .DIV, .SHR, .SHL, .ROL, .AND, .OR, .NEGATE, .NOT, .IncPC,
    .INPUTUnit,
    .regSelectStreamL0, .regSelectStreamHI,
    .busL0, .busH1,
    .MARval,
    .RZVal,
    .IRVal,
    .OUTPUTUnit,
    .c_sign_extended,
    .MDRval,
    .INTERHIVal, .INTERLOval,
    .CON);

initial begin
    clk = 0;
    forever #10 clk = ~clk;
end

initial begin
    rClk = 1;
    forever #5 rClk = ~rClk;
end

always @ (posedge clk) // finite state machine; if clock rising-edge
begin
    case (Present_state)
        Default : Present_state = T0;
        T0 : Present_state = T1;
        T1 : Present_state = T2;
        T2 : begin
            if (preload_reg == 1)
                Present_state = T5;
            else
                Present_state = T3;
        end
        T3 : Present_state = T4;
        T4 : Present_state = T1;
        T5 : Present_state = T6;
    endcase
end

always @ (Present_state) // do the required job in each state
begin
    case (Present_state) // assert the required signals in each clock cycle
        Default: begin
            reset <= 1;
            CONin <= 0; PCin <= 0; IRin <= 0; RYin <= 0; RZin <= 0; MARin <= 0; HILOin <= 0; MDRin <= 0; OUTPUTin <= 0; INTERin <= 0;
            Read <= 0; Write <= 0;
            INPUTout <= 0; MDRout <= 0; HILOout <= 0; RZout <= 0; PCout <= 0; Cout <= 0; INTERout <= 0;
            BAout <= 0; Gra <= 0; Grb <= 0; Grc <= 0; Rout <= 0; Rin <= 0;
            ADD <= 0; SUB <= 0; MUL <= 0; DIV <= 0; SHR <= 0; SHL <= 0; ROL <= 0; AND <= 0; OR <= 0; NEGATE <= 0; NOT <= 0; IncPC <= 0;
            INPUTUnit <= (BITS'b0);
            #5 reset <= 0;
        end
        T0: begin
            MARin <= 1; IncPC <= 1; RZin <= 1; PCout <= 1;
        end
        T1: begin
            Read <= 1;
            PCin <= 1; MDRin <= 1;
            #5 RZout <= 1; PCout <= 0; MARin <= 0; IncPC <= 0; RZin <= 0;
        end
        T2: begin
            IRin <= 1;
            #5 PCin <= 0; RZout <= 0; MDRout <= 1; MDRin <= 0; Read <= 0;
        end
        T3: begin
            HILOin <= 1;
            #5 MDRout <= 0; IRin <= 0; Cout <= 1;
        end
        T4: begin
            MARin <= 1; IncPC <= 1; RZin <= 1;
            #5 HILOin <= 0; Cout <= 0; PCout <= 1; preload_reg <= 1;
        end
        T5: begin
            Gra <= 1; Rin <= 1;
            #5 MDRout <= 0; IRin <= 0; HILOout <= 1; PCout <= 0; MARin <= 0;
        end
    endcase
end
endmodule
```

MFLO Waveform



Input Testbench

```

// input_tb
`timescale 1ns/10ps
module input_tb;

parameter BITS=32, REGISTERS=16, TOT_REGISTERS=REGISTERS+7, RAMSIZE=512;

reg INPUTout, MDRout, HILOout, RZout, PCout, Cout, INTERout, BAout, Gra, Grb, Grc, Rout, Rin; // add any other signals to see in your simulation
reg CONin, PCin, IRin, RYin, RZin, MARin, HILOin, OUTPUTin, INTERin, MDRin;
reg Read, Write, ADD, SUB, MUL, DIV, SHR, SHL, ROR, ROL, AND, OR, NEGATE, NOT, IncPC;
reg clk, rClk;
reg [BITS-1:0] INPUTUnit;
reg reset;
wire [(BITS*TOT_REGISTERS)-1:0] regSelectStreamLO, regSelectStreamHI;
wire [BITS-1:0] busLO, busHI;
wire [BITS-1:0] MARVal;
wire [(BITS*2)-1:0] RZVal;
wire [BITS-1:0] IRVal;
wire [BITS-1:0] OUTPUTUnit;
wire [BITS-1:0] c_sign_extended;
wire [BITS-1:0] MDRVal;
wire [BITS-1:0] INTERHIVal, INTERLOval;
wire CON;

wire [BITS-1:0] R0Val, R1Val, R15Val, PCVal, LOVal, H1Val;
assign R0Val = regSelectStreamLO[1*BITS-1:BITS*0];
assign R1Val = regSelectStreamLO[2*BITS-1:BITS*1];
assign R15Val = regSelectStreamLO[16*BITS-1:BITS*15];
assign PCVal = regSelectStreamLO[17*BITS-1:BITS*16];
parameter Default = 4'b0001, T0 = 4'b0010, T1 = 4'b0011, T2 = 4'b0100, T3 = 4'b0101;
reg [3:0] Present_state = Default;

datapath #(.BITS(BITS), .REGISTERS(REGISTERS), .RAMSIZE(RAMSIZE)) DUT(
    reset, clk, rClk,
    CONin, PCin, IRin, RYin, RZin, MARin, HILOin, OUTPUTin, INTERin, MDRin, Read, Write, INPUTout, MDRout, HILOout, RZout, PCout, Cout, INTERout,
    BAout, Gra, Grb, Grc, Rout, Rin,
    ADD, SUB, MUL, DIV, SHR, SHL, ROR, ROL, AND, OR, NEGATE, NOT, IncPC,
    INPUTUnit,
    regSelectStreamLO, regSelectStreamHI,
    busLO, busHI,
    MARVal,
    RZVal,
    IRVal,
    LOVal, H1Val,
    OUTPUTUnit,
    c_sign_extended,
    MDRVal,
    INTERHIVal, INTERLOval,
    CON);

initial begin
    clk = 0;
    forever #10 clk = ~clk;
end

initial begin
    rClk = 1;
    forever #5 rClk = ~rClk;
end

always @(posedge clk) // finite state machine; if clock rising-edge
begin
    case (Present_state)
        Default : Present_state = T0;
        T0 : Present_state = T1;
        T1 : Present_state = T2;
        T2 : Present_state = T3;
        T3 : Present_state = T4;
    endcase
end

always @(Present_state) // do the required job in each state
begin
    case (Present_state) // assert the required signals in each clock cycle
        Default: begin
            reset <= 1;
            CONin <= 0; PCin <= 0; IRin <= 0; RYin <= 0; RZin <= 0; MARin <= 0; HILOin <= 0; MDRin <= 0; OUTPUTin <= 0; INTERin <= 0;
            Read <= 0; Write <= 0;
            INPUTout <= 0; MDRout <= 0; HILOout <= 0; RZout <= 0; PCout <= 0; Cout <= 0; INTERout <= 0;
            BAout <= 0; Gra <= 0; Grb <= 0; Grc <= 0; Rout <= 0; Rin <= 0;
            ADD <= 0; SUB <= 0; MUL <= 0; DIV <= 0; SHR <= 0; SHL <= 0; ROR <= 0; ROL <= 0; AND <= 0; OR <= 0; NEGATE <= 0; NOT <= 0; IncPC <= 0;
            INPUTUnit <= {BITS{1'b0}};
            #5 reset <= 0;
        end
        T0: begin
            MARin <= 1; IncPC <= 1; RZin <= 1; PCout <= 1;
        end
        T1: begin
            Read <= 1; PCin <= 1; MDRin <= 1;
            #5 RZout <= 1; PCout <= 0; MARin <= 0; IncPC <= 0; RZin <= 0;
        end
        T2: begin
            IRin <= 1;
            #5 PCin <= 0; RZout <= 0; MDRout <= 1; MDRin <= 0; Read <= 0;
        end
        T3: begin
            INPUTUnit <= 30;
            #5 MDRout <= 0; IRin <= 0;
        end
        T4: begin
            Gra <= 1; Rin <= 1;
            #5 INPUTout <= 1;
        end
    endcase
end
endmodule

```

Input Waveform



Output Testbench

```

// output_tb
`timescale ins/10ps
module output_tb;
parameter BITS=32, REGISTERS=16, TOT_REGISTERS=REGISTERS+7, RAMSIZE=512;
reg INPUTout, MD Rout, HILOout, RZout, PCout, Cout, INTERout, BAout, Gra, Grb, Grc, Rout, Rin; // add any other signals to see in your simulation
reg CONin, PCin, IRin, RYin, RZin, MARin, HILOin, OUTPUTin, INTERin, MDRin;
reg Read, Write, ADD, SUB, MUL, DIV, SHR, SHL, ROR, ROL, AND, OR, NEGATE, NOT, IncPC;
reg clk, rclk;
reg [BITS-1:0] INPUTUnit;
reg reset;
wire [(BITS*TOT_REGISTERS)-1:0] regSelectStreamLO, regSelectStreamHI;
wire [BITS-1:0] busLO, busHI;
wire [BITS-1:0] MARVal;
wire [BITS-1:(BITS*2)-1:0] RZVal;
wire [BITS-1:0] IRVal;
wire [BITS-1:0] INPUTUnit;
wire [BITS-1:0] c_sign_extended;
wire [BITS-1:0] MDRVal;
wire [BITS-1:0] INTERHVal, INTERLOVal;
wire CON;
wire [BITS-1:0] R0Val, R1Val, R15Val, PCVal, LOVal, H1Val;
assign R0Val = regSelectStreamLO[(1*BITS)-1:BITS*0];
assign R1Val = regSelectStreamLO[(2*BITS)-1:BITS*1];
assign R15Val = regSelectStreamLO[(16*BITS)-1:BITS*15];
assign PCVal = regSelectStreamLO[(17*BITS)-1:BITS*16];
parameter Default = 4'b0000, T0 = 4'b0001, T1 = 4'b0010, T2 = 4'b0100, T3 = 4'b0101, T5 = 4'b0110;
reg [3:0] Present_state = Default;
reg preload_reg = 1'b0;

datapath #(BITS), .REGISTERS(REGISTERS), .RAMSIZE(RAMSIZE)) DUT(
    .reset, .clk, .rclk,
    .CONin, .PCin, .IRin, .RYin, .RZin, .MARin, .HILOin, .OUTPUTin, .INTERin, .MDRin, .Read, .Write, .INPUTout, .MDRout, .HILOout, .RZout, .PCout, .Cout, .INTERout,
    .BAout, .Gra, .Grb, .Grc, .Rout, .Rin,
    .ADD, .SUB, .MUL, .DIV, .SHR, .SHL, .ROR, .ROL, .AND, .OR, .NEGATE, .NOT, .IncPC,
    .INPUTUnit,
    .regSelectStreamLO, .regSelectStreamHI,
    .busLO, .busHI,
    .MARVal,
    .RZVal,
    .IRVal,
    .LOVal, .H1Val,
    .OUTPUTUnit,
    .c_sign_extended,
    .MDRVal,
    .INTERHVal, .INTERLOVal,
    .CON);

initial begin
    clk = 0;
    forever #10 clk = ~clk;
end

initial begin
    rclk = 1;
    forever #5 rclk = ~rclk;
end

always @(posedge clk) // finite state machine; if clock rising-edge
begin
    case (Present_state)
        Default : Present_state = T0;
        T0 : Present_state = T1;
        T1 : Present_state = T2;
        T2 : begin
            if(preload_reg == 1)
                Present_state = T5;
            else
                Present_state = T3;
        end
        T3 : Present_state = T4;
        T4 : Present_state = T1;
    endcase
end

always @(Present_state) // do the required job in each state
begin
    case (Present_state) // assert the required signals in each clock cycle
        Default: begin
            reset <= 1;
            CONin <= 0; PCin <= 0; IRin <= 0; RYin <= 0; RZin <= 0; MARin <= 0; HILOin <= 0; MDRin <= 0; OUTPUTin <= 0; INTERin <= 0;
            Read <= 0; Write <= 0;
            INPUTout <= 0; MD Rout <= 0; HILOout <= 0; RZout <= 0; PCout <= 0; Cout <= 0; INTERout <= 0;
            BAout <= 0; Gra <= 0; Grb <= 0; Grc <= 0; Rout <= 0; Rin <= 0;
            ADD <= 0; SUB <= 0; MUL <= 0; DIV <= 0; SHR <= 0; SHL <= 0; ROR <= 0; ROL <= 0; AND <= 0; OR <= 0; NEGATE <= 0; NOT <= 0; IncPC <= 0;
            INPUTUnit <= {BITS{1'b0}};
            #5 reset <= 0;
        end
        T0: begin
            MARin <= 1; IncPC <= 1; RZin <= 1; PCout <= 1;
        end
        T1: begin
            Read <= 1;
            PCin <= 1; MDRin <= 1;
            #5 RZout <= 1; PCout <= 0; MARin <= 0; IncPC <= 0; RZin <= 0;
        end
        T2: begin
            IRin <= 1;
            #5 PCin <= 0; RZout <= 0; MDRout <= 1; MDRin <= 0; Read <= 0;
        end
        T3: begin
            Gra <= 1; RIn <= 1;
            #5 MD Rout <= 0; IRin <= 0; Cout <= 1;
        end
        T4: begin
            MARin <= 1; IncPC <= 1; RZin <= 1;
            #5 Gra <= 0; Rin <= 0; Cout <= 0; PCout <= 1; preload_reg <= 1;
        end
        T5: begin
            Gra <= 1; OUTPUTin <= 1;
            #5 MD Rout <= 0; IRin <= 0; Rout <= 1;
        end
    endcase
end
endmodule

```

Output Waveform

