Intiulize signols

Op. OpSave in Sens list, RH:/RLO?


Whit State

Save = OP

MF?

State

Mfhithen ALU-Result inf(63.32)
Load Mf of side of State 2 JtAG (Sw Debug)



3 NS Lead time. Clock 50 Soc Clock CONDUIT Reset SDRam Nios 2 Dedicated Mem SDRam Controller SHar Emb cold - Nios Periph Serio-1 - ITAG Vort

Clight antoller

Light antoller

For Ness 6 integers

O, 1, 2 and trons

Threm into logic

bits for the lights

The 2 light vil our off some driver