



# Instituto Politécnico Nacional Escuela Superior de Cómputo

# Práctica 2 - Sumador/restador de 8 bits con acarreo en cascada

Unidad de aprendizaje: Arquitectura de Computadoras

Grupo: 3CV1

Alumno(a):
Ramos Diaz Enrique

Profesor(a): Vega García Nayeli

# Índice

1	Código de implementación	2
	1.1 Sumador de 1 bit	2
	1.2 Sumador/Restador de N = 8 bits	2
2	Código de simulación	3
3	Simulación	5
	3.1 Suma	5
	3.2 Resta	5
4	Diagramas RTL	6
	4.1 Análisis RTL	6
	4.1.1 Diagrama comprimido	6
	4.1.2 Diagrama expandido	
	•	8

## 1. Código de implementación

#### 1.1. Sumador de 1 bit

#### 1.2. Sumador/Restador de N = 8 bits

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   entity sum_resNbits is
       generic ( n : integer := 8);
       Port (a,b: in STD_LOGIC_VECTOR (n-1 downto 0);
              cin : in STD_LOGIC;
              s : out STD_LOGIC_VECTOR (n-1 downto 0);
              cout : out STD_LOGIC);
   end sum_resNbits;
10
   architecture Behavioral of sum_resNbits is
12
       component sum1bit is
13
           Port ( a, b, cin : in STD_LOGIC;
                  s, cout : out STD_LOGIC);
15
       end component;
16
       signal c : STD_LOGIC_VECTOR (n downto 0);
       signal eb : STD_LOGIC_VECTOR (n-1 downto 0);
19
   begin
20
       c(0) \ll cin;
21
       ciclo : for i in 0 to n-1 generate
           eb(i) \le b(i)  xor c(0);
```

```
bit0 : sum1bit Port map (
                    a \Rightarrow a(i),
25
                    b \Rightarrow eb(i),
26
                    s \Rightarrow s(i),
27
                    cin => c(i),
                    cout => c(i+1)
              );
30
         end generate;
31
         cout \ll c(n);
32
    end Behavioral;
```

### 2. Código de simulación


```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   entity test_bench is
   end test_bench;
   architecture Behavioral of test_bench is
       component sum_resNbits
            Port ( a, b : in STD_LOGIC_VECTOR (7 downto 0);
                    cin : in STD_LOGIC;
10
                    s : out STD_LOGIC_VECTOR (7 downto 0);
                    cout : out STD_LOGIC);
12
       end component;
       signal a, b, s : STD_LOGIC_VECTOR (7 downto 0);
       signal cin, cout : STD_LOGIC;
15
16
   begin
17
       sum_res : sum_resNbits Port map (
18
            a \Rightarrow a,
            b \Rightarrow b,
20
            s \Rightarrow s
21
            cin => cin,
            cout => cout
       );
24
25
       process begin
26
            cin <= '0';
27
         a <= "00000101"; -- 5
         b <= "00000101"; -- +5
         wait for 100 ns;
```

```
31
          cin <= '0';
32
          a <= "00001100"; -- 12
33
          b <= "00001000"; -- +8
34
          wait for 100 ns;
35
          cin <= '0';
37
          a <= "00001001"; -- 9
          b <= "00000101"; -- +5
39
          wait for 100 ns;
40
41
          cin <= '1';
42
          a <= "00001010"; -- 10
43
          b <= "00001001"; -- -9
          wait for 100 ns;
45
46
          cin <= '0';
          a <= "00000100"; -- 4
48
          b <= "00000010"; -- +2
49
          wait for 100 ns;
51
          cin <= '1';
52
          a <= "00000111"; -- 7
          b <= "00001001"; -- -9
54
          wait for 100 ns;
55
          cin <= '1';
57
          a <= "00001111"; -- 15
58
          b <= "00001111"; -- -15
          wait for 100 ns;
60
61
          cin <= '1';
          a <= "00001011"; -- 11
63
          b <= "00001000"; -- -8
64
          wait for 100 ns;
66
          cin <= '1';
67
          a <= "00000001"; -- 1
          b \le "00000100"; -- -4
69
          wait;
70
       end process;
   end Behavioral;
72
```


## 3. Simulación

Operación	Α	В	S	Cout
Suma	5	5	10	0
Suma	12	8	20	0
Suma	9	5	14	0
Resta	10	9	1	1
Suma	4	2	6	0
Resta	7	9	254	0
Resta	15	15	0	1
Resta	11	8	3	1
Resta	1	4	253	0

## 3.1. Suma




#### 3.2. Resta




# 4. Diagramas RTL

## 4.1. Análisis RTL

#### 4.1.1. Diagrama comprimido



#### 4.1.2. Diagrama expandido



# 4.2. Synthesis

