



Instituto Politécnico Nacional

Escuela Superior de Cómputo

## Práctica 3 - Sumador de 8 bits con acarreo anticipado

Unidad de aprendizaje: Arquitectura de Computadoras

Grupo: 3CV1

*Alumno(a):*

Ramos Diaz Enrique

*Profesor(a):*

Vega García Nayeli

23 de febrero 2020

# Índice

<b>1</b>	<b>Código de implementación</b>	<b>2</b>
<b>2</b>	<b>Código de simulación</b>	<b>3</b>
<b>3</b>	<b>Simulación</b>	<b>5</b>
<b>4</b>	<b>Diagramas RTL</b>	<b>5</b>
4.1	Análisis RTL	5
4.2	Synthesis	6

## 1. Código de implementación

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity sum_AnticNbits is
5      Port ( a, b : in STD_LOGIC_VECTOR (7 downto 0);
6            cin : in STD_LOGIC;
7            s : out STD_LOGIC_VECTOR (7 downto 0);
8            cout : out STD_LOGIC);
9  end sum_AnticNbits;
10
11 architecture Behavioral of sum_AnticNbits is
12 begin
13     process(a, b, cin)
14         variable p, g : STD_LOGIC_VECTOR(7 downto 0);
15         variable c : STD_LOGIC_VECTOR(8 downto 0);
16         variable coPj, gkPm, pm : STD_LOGIC;
17     begin
18         c(0) := cin;
19         for i in 0 to 7 loop
20             p(i) := a(i) xor b(i);
21             g(i) := a(i) and b(i);
22             s(i) <= p(i) xor c(i);
23
24             coPj := c(0);
25             for j in 0 to i loop
26                 coPj := coPj and p(j);
27             end loop;
28
29             gkPm := '0';
30             for k in 0 to i-1 loop
31                 pm := '1';
32                 for m in k+1 to i loop
33                     pm := pm and p(m);
34                 end loop;
35                 gkPm := gkPm or (g(k) and pm);
36             end loop;
37
38             c(i+1) := g(i) or coPj or gkPm;
39         end loop;
40         cout <= c(8);
41     end process;
42 end Behavioral;
```


## 2. Código de simulación

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity test_bench is
5  end test_bench;
6
7  architecture Behavioral of test_bench is
8      component sum_AnticNbits
9          Port ( a, b : in STD_LOGIC_VECTOR (7 downto 0);
10              cin : in STD_LOGIC;
11              s : out STD_LOGIC_VECTOR (7 downto 0);
12              cout : out STD_LOGIC);
13      end component;
14      signal a, b, s : STD_LOGIC_VECTOR (7 downto 0);
15      signal cin, cout : STD_LOGIC;
16  begin
17      sum_Antic : sum_AnticNbits Port map (
18          a => a,
19          b => b,
20          s => s,
21          cin => cin,
22          cout => cout
23      );
24
25      process begin
26          cin <= '0';
27          a <= "00000101"; -- 5
28          b <= "00000101"; -- +5
29          wait for 100 ns;
30
31          cin <= '0';
32          a <= "00001100"; -- 12
33          b <= "00000111"; -- +7
34          wait for 100 ns;
35
36          cin <= '0';
37          a <= "00001001"; -- 9
38          b <= "00000101"; -- +5
39          wait for 100 ns;
40
41          cin <= '0';
42          a <= "00001110"; -- 14
```

```
43     b <= "00001001"; -- +9
44     wait for 100 ns;
45
46     cin <= '0';
47     a <= "00000100"; -- 4
48     b <= "00000010"; -- +2
49     wait for 100 ns;
50
51     cin <= '0';
52     a <= "00000111"; -- 7
53     b <= "00000111"; -- +7
54     wait for 100 ns;
55
56     cin <= '0';
57     a <= "00001111"; -- 15
58     b <= "00000101"; -- +5
59     wait for 100 ns;
60
61     cin <= '0';
62     a <= "00001011"; -- 11
63     b <= "00001000"; -- +8
64     wait for 100 ns;
65
66     cin <= '0';
67     a <= "00000001"; -- 1
68     b <= "00000100"; -- +4
69     wait;
70     end process;
71 end Behavioral;
```


### 3. Simulación

Operación	A	B	S	Cout
Suma	5	5	10	0
Suma	12	7	19	0
Suma	9	5	14	0
Suma	14	9	23	0
Suma	4	2	6	0
Suma	7	7	14	0
Suma	15	5	20	0
Suma	11	8	19	0
Suma	1	4	5	0



### 4. Diagramas RTL

#### 4.1. Análisis RTL



## 4.2. Synthesis

