



Instituto Politécnico Nacional Escuela Superior de Cómputo

Práctica 4 - ALU de N=4 bits

Unidad de aprendizaje: Arquitectura de Computadoras

Grupo: 3CV1

Alumno(a):
Ramos Diaz Enrique

Profesor(a): Vega García Nayeli

Índice

1	Códi	go de i	e implementación			2
	1.1	Suma	a de 1 bit			2
	1.2	ALU d	de 1 bit			2
	1.3	ALU d	de N = 4 bits			3
2	Códi	go de :	simulación			5
3	Simu	ılación	n			6
4	Diagramas RTL					7
	4.1	Análisi	sis RTL			7
		4.1.1	Diagrama comprimido			7
		4.1.2	ALUs expandidas			7
		4.1.3	ALUs expandidas			7
		Synthe				8

1. Código de implementación

1.1. Suma de 1 bit

1.2. ALU de 1 bit

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   entity ALU1Bit is
       Port ( a, b, sela, selb, cin : in STD_LOGIC;
               op : in STD_LOGIC_VECTOR (1 downto 0);
               s, cout : out STD_LOGIC);
   end ALU1Bit;
   architecture Behavioral of ALU1Bit is
       signal auxa, auxb, and1, or1, xor1, suma1 : STD_LOGIC;
12
       component sum1bit is
13
           Port ( a, b, cin : in STD_LOGIC;
                   s, cout : out STD_LOGIC);
15
       end component;
16
   begin
17
       auxa <= a xor sela;</pre>
18
       auxb <= b xor selb;</pre>
19
       and1 <= auxa and auxb;
21
       or1 <= auxa or auxb;
       xor1 <= auxa xor auxb;</pre>
```

```
24
        suma : sum1bit port map (
25
            a => auxa,
26
            b \Rightarrow auxb,
27
            cin => cin,
            s \Rightarrow suma1,
            cout => cout
        );
31
32
        process(op, and1, xor1, or1, suma1)
33
        begin
34
            case op is
35
                 when "00" => s <= and1;
36
                 when "01" => s <= or1;
                 when "10" => s <= xor1;
                 when others => s <= suma1;
39
                 end case;
        end process;
41
   end Behavioral;
```

1.3. ALU de N = 4 bits

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity ALUNBits is
       generic ( n : integer := 4);
       Port (a, b : in STD_LOGIC_VECTOR (n-1 downto 0);
              aluop : in STD_LOGIC_VECTOR (3 downto 0);
              res : out STD_LOGIC_VECTOR (n-1 downto 0);
              banderas : out STD_LOGIC_VECTOR (3 downto 0));
  end ALUNBits;
11
   architecture Behavioral of ALUNBits is
12
       signal c : STD_LOGIC_VECTOR(n downto 0);
       signal res_aux : STD_LOGIC_VECTOR (n-1 downto 0);
14
       component ALU1Bit is
15
           Port (a, b, sela, selb, cin: in STD_LOGIC;
                  op : in STD_LOGIC_VECTOR (1 downto 0);
17
                  s, cout : out STD_LOGIC);
18
       end component;
  begin
20
```


```
-- sela, selb, op0, op1
21
        c(0) \le aluop(2);
22
        ciclo : for i in 0 to n-1 generate
23
            alu0 : ALU1Bit
24
                 Port map (
                      a \Rightarrow a(i),
26
                     b \Rightarrow b(i),
27
                      cin => c(i),
                      sela => aluop(3),
29
                      selb => aluop(2),
30
                      s => res_aux(i),
31
                      cout => c(i+1),
32
                      op => aluop(1 downto 0)
33
                 );
34
        end generate;
35
        res <= res_aux;
36
        process(res_aux, c, aluop)
38
            variable z: STD_LOGIC;
39
        begin
            case aluop(1 downto 0) is
41
                 when "11" =>
42
                      banderas(3) \leq c(n) xor c(n-1); --OV
                      banderas(0) \ll c(n); -- C
                 when others =>
45
                      banderas(3) <= '0'; --OV
                      banderas(0) <= '0'; --C
47
            end case;
48
            banderas(2) \leq res_aux(n-1); -- N
50
51
            z := '0';
52
            zero: for j in n-1 downto 0 loop
53
                 z := z \text{ or res\_aux(j)};
54
            end loop;
56
            banderas(1) \le not z; -- Z
57
        end process;
   end Behavioral;
```


2. Código de simulación

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   entity test_bench is
   end test_bench;
   architecture Behavioral of test_bench is
       component ALUNBits is
           Port ( a, b : in STD_LOGIC_VECTOR (3 downto 0);
                   aluop : in STD_LOGIC_VECTOR (3 downto 0);
10
                   res : out STD_LOGIC_VECTOR (3 downto 0);
                   banderas : out STD_LOGIC_VECTOR (3 downto 0));
12
       end component;
13
       signal a, b : STD_LOGIC_VECTOR (3 downto 0);
15
       signal aluop : STD_LOGIC_VECTOR (3 downto 0);
       signal res : STD_LOGIC_VECTOR (3 downto 0);
17
       signal banderas : STD_LOGIC_VECTOR (3 downto 0);
18
   begin
19
       ALU: ALUNBits Port map (
20
           a \Rightarrow a
21
           b \Rightarrow b,
           aluop => aluop,
23
           res => res,
           banderas => banderas
       );
27
       process begin
28
           a <= "0101"; -- 5
29
           b <= "1110"; -- -2
30
           aluop <= "0011"; -- A + B
           wait for 90 ns;
32
           aluop <= "0111"; -- A - B
           wait for 90 ns;
35
           aluop <= "0000"; -- A AND B
           wait for 90 ns;
           aluop <= "1101"; -- A NAND B</pre>
           wait for 90 ns;
41
```

```
aluop <= "0001"; -- A OR B
43
            wait for 90 ns;
44
45
            aluop <= "1100"; -- A NOR B
46
            wait for 90 ns;
48
            aluop <= "0010"; -- A XOR B
49
            wait for 90 ns;
50
51
            aluop <= "0110"; -- A XNOR B</pre>
52
            wait for 90 ns;
53
            b <= "0111"; -- 7
55
            aluop <= "0011"; -- A + B
56
            wait for 90 ns;
57
58
            b <= "0101"; -- 5
            aluop <= "0111"; -- A - B
60
            wait for 90 ns;
61
            aluop <= "1101"; -- A NAND (NOT) B
63
            wait;
64
       end process;
65
   end Behavioral;
66
```

3. Simulación







4. Diagramas RTL

4.1. Análisis RTL


4.1.1. Diagrama comprimido



4.1.2. ALUs expandidas



4.1.3. ALUs y sumadores expandidos



4.2. Synthesis

