



Instituto Politécnico Nacional

Escuela Superior de Cómputo

Práctica 4 - ALU de $N = 4$ bits

Unidad de aprendizaje: Arquitectura de Computadoras

Grupo: 3CV1

Alumno(a):

Ramos Díaz Enrique

Profesor(a):

Vega García Nayeli

4 de marzo 2020

Índice

1	Código de implementación	2
1.1	Suma de 1 bit	2
1.2	ALU de 1 bit	2
1.3	ALU de $N = 4$ bits	3
2	Código de simulación	5
3	Simulación	6
4	Diagramas RTL	7
4.1	Análisis RTL	7
4.1.1	Diagrama comprimido	7
4.1.2	ALUs expandidas	7
4.1.3	ALUs y sumadores expandidos	7
4.2	Synthesis	8

1. Código de implementación

1.1. Suma de 1 bit

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity sum1bit is
5     Port ( a, b, cin : in STD_LOGIC;
6           s, cout : out STD_LOGIC);
7 end sum1bit;
8
9 architecture Behavioral of sum1bit is
10 begin
11     s <= a xor b xor cin;
12     cout <= (a and cin) or (a and b) or (b and cin);
13 end Behavioral;
```

1.2. ALU de 1 bit

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity ALU1Bit is
5     Port ( a, b, sela, selb, cin : in STD_LOGIC;
6           op : in STD_LOGIC_VECTOR (1 downto 0);
7           s, cout : out STD_LOGIC);
8 end ALU1Bit;
9
10 architecture Behavioral of ALU1Bit is
11     signal auxa, auxb, and1, or1, xor1, suma1 : STD_LOGIC;
12
13     component sum1bit is
14         Port ( a, b, cin : in STD_LOGIC;
15               s, cout : out STD_LOGIC);
16     end component;
17 begin
18     auxa <= a xor sela;
19     auxb <= b xor selb;
20
21     and1 <= auxa and auxb;
22     or1 <= auxa or auxb;
23     xor1 <= auxa xor auxb;
```

```

24
25     suma : sum1bit port map (
26         a => auxa,
27         b => auxb,
28         cin => cin,
29         s => suma1,
30         cout => cout
31     );
32
33     process(op, and1, xor1, or1, suma1)
34     begin
35         case op is
36             when "00" => s <= and1;
37             when "01" => s <= or1;
38             when "10" => s <= xor1;
39             when others => s <= suma1;
40         end case;
41     end process;
42
43 end Behavioral;

```

1.3. ALU de N = 4 bits

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity ALUNBits is
5      generic ( n : integer := 4);
6      Port ( a, b : in STD_LOGIC_VECTOR (n-1 downto 0);
7            aluop : in STD_LOGIC_VECTOR (3 downto 0);
8            res : out STD_LOGIC_VECTOR (n-1 downto 0);
9            banderas : out STD_LOGIC_VECTOR (3 downto 0));
10 end ALUNBits;
11
12 architecture Behavioral of ALUNBits is
13     signal c : STD_LOGIC_VECTOR(n downto 0);
14     signal res_aux : STD_LOGIC_VECTOR (n-1 downto 0);
15     component ALU1Bit is
16         Port ( a, b, sela, selb, cin : in STD_LOGIC;
17               op : in STD_LOGIC_VECTOR (1 downto 0);
18               s, cout : out STD_LOGIC);
19     end component;
20 begin

```

```

21  -- sela, selb, op0, op1
22  c(0) <= aluop(2);
23  ciclo : for i in 0 to n-1 generate
24      alu0 : ALU1Bit
25          Port map (
26              a => a(i),
27              b => b(i),
28              cin => c(i),
29              sela => aluop(3),
30              selb => aluop(2),
31              s => res_aux(i),
32              cout => c(i+1),
33              op => aluop(1 downto 0)
34          );
35  end generate;
36  res <= res_aux;
37
38  process(res_aux, c, aluop)
39      variable z: STD_LOGIC;
40  begin
41      case aluop(1 downto 0) is
42          when "11" =>
43              banderas(3) <= c(n) xor c(n-1); --OV
44              banderas(0) <= c(n); -- C
45          when others =>
46              banderas(3) <= '0'; --OV
47              banderas(0) <= '0'; --C
48      end case;
49
50      banderas(2) <= res_aux(n-1); -- N
51
52      z := '0';
53      zero: for j in n-1 downto 0 loop
54          z := z or res_aux(j);
55      end loop;
56
57      banderas(1) <= not z; -- Z
58  end process;
59  end Behavioral;

```

2. Código de simulación



```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity test_bench is
5  end test_bench;
6
7  architecture Behavioral of test_bench is
8      component ALUNBits is
9          Port ( a, b : in STD_LOGIC_VECTOR (3 downto 0);
10              aluop : in STD_LOGIC_VECTOR (3 downto 0);
11              res : out STD_LOGIC_VECTOR (3 downto 0);
12              banderas : out STD_LOGIC_VECTOR (3 downto 0));
13      end component;
14
15      signal a, b : STD_LOGIC_VECTOR (3 downto 0);
16      signal aluop : STD_LOGIC_VECTOR (3 downto 0);
17      signal res : STD_LOGIC_VECTOR (3 downto 0);
18      signal banderas : STD_LOGIC_VECTOR (3 downto 0);
19  begin
20      ALU: ALUNBits Port map (
21          a => a,
22          b => b,
23          aluop => aluop,
24          res => res,
25          banderas => banderas
26      );
27
28      process begin
29          a <= "0101"; -- 5
30          b <= "1110"; -- -2
31          aluop <= "0011"; -- A + B
32          wait for 90 ns;
33
34          aluop <= "0111"; -- A - B
35          wait for 90 ns;
36
37          aluop <= "0000"; -- A AND B
38          wait for 90 ns;
39
40          aluop <= "1101"; -- A NAND B
41          wait for 90 ns;
42
```

```

43     aluop <= "0001"; -- A OR B
44     wait for 90 ns;
45
46     aluop <= "1100"; -- A NOR B
47     wait for 90 ns;
48
49     aluop <= "0010"; -- A XOR B
50     wait for 90 ns;
51
52     aluop <= "0110"; -- A XNOR B
53     wait for 90 ns;
54
55     b <= "0111"; -- 7
56     aluop <= "0011"; -- A + B
57     wait for 90 ns;
58
59     b <= "0101"; -- 5
60     aluop <= "0111"; -- A - B
61     wait for 90 ns;
62
63     aluop <= "1101"; -- A NAND (NOT) B
64     wait;
65     end process;
66 end Behavioral;

```

3. Simulación



4.2. Synthesis

