



Instituto Politécnico Nacional Escuela Superior de Cómputo

Práctica 6 - Archivo de Registros

Unidad de aprendizaje: Arquitectura de Computadoras

Grupo: 3CV1

Alumno(a):
Ramos Diaz Enrique

Profesor(a): Vega García Nayeli

Índice

T	Cod	Código de implementación												
	1.1	Registro	2											
	1.2	'	2											
	1.3	Demultiplexor de 16 canales de salida	3											
	1.4	Barrel-Shifter	5											
	1.5	Multiplexor de 2 canales	6											
	1.6	Archivo de Registros	7											
2	Código de simulación													
	2.1	Registro	0											
	2.2	Demultiplexor de 16 canales de salida	1											
	2.3	Barrel-Shifter	3											
	2.4	Archivo de Registros	4											
_	٠.		_											
3		ulación												
	3.1	Registro												
	3.2	Demultiplexor de 16 canales de salida												
	3.3	Barrel-Shifter												
		3.3.1 Corrimiento a la izquierda												
		3.3.2 Corrimiento a la derecha												
	3.4	Archivo de Registros												
		3.4.1 Archivo entrada: Estimulos.txt												
		3.4.2 Archivo salida: Resultados.txt	0											
4	Diagramas RTL													
	4.1	Análisis RTL	1											
		4.1.1 Registro	1											
		4.1.2 Multiplexor de 16 canales	1											
		4.1.3 Demultiplexor de 16 canales de salida	2											
		4.1.4 Barrel-Shifter	2											
		4.1.5 Multiplexor de 2 canales	2											
		4.1.6 Archivo de Registros	3											
	4.2	Synthesis	5											
		4.2.1 Registro	5											
		4.2.2 Multiplexor de 16 canales	6											
		4.2.3 Demultiplexor de 16 canales de salida												
		4.2.4 Barrel-Shifter												
		4.2.5 Multiplexor de 2 canales												
		4.2.6 Archivo de Registros												

1. Código de implementación

1.1. Registro

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   entity Registro is
       generic ( n : integer := 16 );
       Port ( d : in STD_LOGIC_VECTOR (n-1 downto 0);
              q : out STD_LOGIC_VECTOR (n-1 downto 0);
              clr, clk, l : in STD_LOGIC);
   end Registro;
10
   architecture Behavioral of Registro is
   begin
       process(clk, clr)
13
       begin
14
           if (clr = '1') then
               q <= (others => '0');
16
           elsif (rising_edge(clk)) then
                if (1 = '1') then
                    q \ll d;
19
               end if;
           end if;
21
       end process;
22
   end Behavioral;
```

1.2. Multiplexor de 16 canales

```
cl0 when "0000",
13
            cl1 when "0001",
14
            cl2 when "0010",
15
            cl3 when "0011",
16
            cl4 when "0100",
            cl5 when "0101",
            cl6 when "0110",
19
            cl7 when "0111",
            cl8 when "1000",
21
            cl9 when "1001",
22
            cl10 when "1010",
23
            cl11 when "1011",
            cl12 when "1100",
25
            cl13 when "1101",
            cl14 when "1110",
27
            cl15 when others;
   end Behavioral;
```

1.3. Demultiplexor de 16 canales de salida

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
   entity Demultiplexor is
       Port ( d : in STD_LOGIC;
              1 : out std_logic_vector(15 downto 0);
              sel : in STD_LOGIC_VECTOR (3 downto 0));
   end Demultiplexor;
   architecture Behavioral of Demultiplexor is
   begin
11
       process(d, sel)
12
       begin
13
           case sel is
               when "0000" =>
15
                    1 <= (others => '0');
                    1(0) \ll d;
               when "0001" =>
18
                    1 <= (others => '0');
                    1(1) \ll d;
20
               when "0010" =>
21
                    1 <= (others => '0');
22
                    1(2) \ll d;
23
```

```
when "0011" =>
24
                     1 <= (others => '0');
25
                     1(3) <= d;
26
                 when "0100" =>
27
                     1 <= (others => '0');
28
                     1(4) \ll d;
29
                 when "0101" =>
30
                     1 <= (others => '0');
31
                     1(5) \ll d;
32
                 when "0110" =>
33
                     1 <= (others => '0');
34
                     1(6) \ll d;
35
                 when "0111" =>
36
                     1 <= (others => '0');
37
                     1(7) \ll d;
38
                 when "1000" =>
39
                     1 <= (others => '0');
                     1(8) <= d;
41
                 when "1001" =>
42
                     1 <= (others => '0');
43
                     1(9) \ll d;
44
                 when "1010" =>
45
                     1 <= (others => '0');
                     1(10) \ll d;
47
                 when "1011" =>
48
                     1 <= (others => '0');
                     1(11) <= d;
50
                 when "1100" =>
51
                     1 <= (others =>'0');
52
                     1(12) \ll d;
53
                 when "1101" =>
54
                     1 <= (others => '0');
                     1(13) \ll d;
56
                 when "1110" =>
57
                     1 <= (others => '0');
                     1(14) \ll d;
59
                 when others =>
60
                     1 <= (others => '0');
                     1(15) \ll d;
62
            end case;
63
        end process;
   end Behavioral;
```

1.4. Barrel-Shifter

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
   entity BarrelShifter is
       generic ( n : integer := 16;
                 corr : integer := 4);
      Port ( dato : in STD_LOGIC_VECTOR (n-1 downto 0);
              res : out STD_LOGIC_VECTOR (n-1 downto 0);
              shamt : in STD_LOGIC_VECTOR (corr-1 downto 0);
              direccion : in STD_LOGIC);
10
   end BarrelShifter;
11
12
   architecture Behavioral of BarrelShifter is
13
   begin
14
       process(dato, shamt, direccion)
15
           variable aux : std_logic_vector(n-1 downto 0);
16
       begin
17
           aux := dato;
18
           for i in 0 to corr-1 loop
19
               if (shamt(i) = '0') then
20
                   aux := aux;
21
               else
22
                   case direccion is
                       when '1' => --- izquierda
24
                            for j in n-1 downto 0 loop
                                                                 --el ciclo for
25
                             → para el corrimiento a la izquierda
                                if (j < 2**i) then
                                                                 --va del mas
                                 → significativo al menos significativo
                                    aux(j) := '0';
                                                                 --para que los
                                     \rightarrow bits se vayan arrastrando y que los
                                     → ultimos
                                                                 --en
                                else
                                 → actualizarse sean los de la derecha que es
                                 → en donde se ingrean
                                    aux(j) := aux(j-2**i); --los 0s por el
                                     → corrimiento, si lo recorremos a la
                                        inversa, se actualizaria
                                end if;
                                                                 --primero el bit
                                 → menos significativo y ese valor se
                                 → replicaria en todo el vector
                                                                 --teniendo como
                            end loop;
                             → resultado un vector lleno de Os
```

```
when others => --- derecha
32
                             for j in 0 to n-1 loop
                                                                     -- invirtiendo
33
                              → el for
                                  if (j \le (n-1) - 2**i) then
34
                                      aux(j) := aux(j+2**i);
35
                                  else
                                      aux(j) := '0';
37
                                  end if;
                             end loop;
39
                   end case;
40
               end if;
41
            end loop;
           res <= aux;
43
       end process;
   end Behavioral;
```

1.5. Multiplexor de 2 canales

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity Mux2C is
       generic ( n : integer := 16 );
      Port (barrelShifter, write_data : in STD_LOGIC_VECTOR (n-1 downto 0);
              she : in STD_LOGIC;
              sal : out STD_LOGIC_VECTOR (n-1 downto 0));
   end Mux2C;
10
   architecture Behavioral of Mux2C is
11
   begin
12
       with she select sal <=
13
           barrelShifter when '1',
14
           write_data when others;
  end Behavioral;
```

1.6. Archivo de Registros

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity ArchivoRegistros is
       generic ( i : integer := 4;
                 n : integer := 16);
      Port (wr, dir, she, clk, clr: in STD_LOGIC;
              writeReg, readReg1, readReg2, shamt : in STD_LOGIC_VECTOR (i-1
               → downto 0);
              writeData : in STD_LOGIC_VECTOR (n-1 downto 0);
              readData1, readData2 : out STD_LOGIC_VECTOR (n-1 downto 0));
10
  end ArchivoRegistros;
11
12
   architecture Behavioral of ArchivoRegistros is
13
       component Registro is
           Port ( d : in STD_LOGIC_VECTOR (n-1 downto 0);
15
                  q : out STD_LOGIC_VECTOR (n-1 downto 0);
                  clr, clk, 1 : in STD_LOGIC);
       end component;
18
       component Demultiplexor is
20
           Port ( d : in STD_LOGIC;
21
                  1 : out std_logic_vector(15 downto 0);
                  sel : in STD_LOGIC_VECTOR (3 downto 0));
       end component;
24
       component BarrelShifter is
           Port ( dato : in STD_LOGIC_VECTOR (n-1 downto 0);
                  res : out STD_LOGIC_VECTOR (n-1 downto 0);
                  shamt : in STD_LOGIC_VECTOR (i-1 downto 0);
                  direccion : in STD_LOGIC);
       end component;
31
       component Multiplexor is
33
           Port (cl0, cl1, cl2, cl3, cl4, cl5, cl6, cl7, cl8, cl9, cl10, cl11,

→ cl12, cl13, cl14, cl15 : in STD_LOGIC_VECTOR (15 downto 0);

                  sel : in STD_LOGIC_VECTOR (3 downto 0);
35
                  salida : out STD_LOGIC_VECTOR (15 downto 0));
       end component;
37
38
       component Mux2C is
```

```
Port (barrelShifter, write_data : in STD_LOGIC_VECTOR (n-1 downto
40
               \rightarrow 0);
                       she : in STD_LOGIC;
41
                       sal : out STD_LOGIC_VECTOR (n-1 downto 0));
42
         end component;
         signal auxReadData1, auxL, auxD, auxBS: STD_LOGIC_VECTOR (n-1 downto 0);
45
         type matrizQ is array (0 to n-1) of STD_LOGIC_VECTOR (n-1 downto 0);
         signal auxQ : matrizQ;
47
   begin
48
        demux : Demultiplexor Port map (
49
             d => wr,
             1 \Rightarrow auxL
51
             sel => writeReg
        );
53
54
        registros: for r in 0 to n-1 generate
             reg: Registro Port map (
                 d => auxD,
                 q \Rightarrow auxQ(r),
                 clk => clk,
59
                 clr => clr,
60
                 1 \Rightarrow auxL(r)
             );
         end generate;
63
        mux1 : Multiplexor Port map (
65
             cl0 \Rightarrow auxQ(0),
66
             cl1 => auxQ(1),
             cl2 \Rightarrow auxQ(2),
68
             c13 \Rightarrow auxQ(3),
69
             cl4 => auxQ(4),
             c15 \Rightarrow auxQ(5),
71
             cl6 \Rightarrow auxQ(6),
72
             c17 \Rightarrow auxQ(7),
             cl8 \Rightarrow auxQ(8),
             c19 \Rightarrow auxQ(9),
75
             cl10 \Rightarrow auxQ(10),
             cl11 \Rightarrow auxQ(11),
77
             cl12 \Rightarrow auxQ(12),
78
             cl13 \Rightarrow auxQ(13),
             cl14 \Rightarrow auxQ(14),
80
             cl15 \Rightarrow auxQ(15),
             sel => readReg1,
82
```

```
salida => auxReadData1
83
          );
84
         readData1 <= auxReadData1;</pre>
85
86
          mux2 : Multiplexor Port map (
               cl0 \Rightarrow auxQ(0),
               cl1 => auxQ(1),
               c12 \Rightarrow auxQ(2),
               cl3 \Rightarrow auxQ(3),
91
               cl4 \Rightarrow auxQ(4),
92
               c15 \Rightarrow auxQ(5),
               cl6 \Rightarrow auxQ(6),
               cl7 \Rightarrow auxQ(7),
95
               cl8 \Rightarrow auxQ(8),
               c19 \Rightarrow auxQ(9),
               cl10 \Rightarrow auxQ(10),
98
               cl11 \Rightarrow auxQ(11),
               cl12 \Rightarrow auxQ(12),
100
               cl13 \Rightarrow auxQ(13),
101
               cl14 \Rightarrow auxQ(14),
               cl15 \Rightarrow auxQ(15),
103
               sel => readReg2,
104
               salida => readData2
          );
106
107
          bs: BarrelShifter Port map(
               dato => auxReadData1,
109
               res => auxBS,
110
               shamt => shamt,
               direccion => dir
112
          );
113
          mux_2C: Mux2C Port map (
115
               barrelShifter => auxBs,
116
               write_data => writeData,
               she => she,
118
               sal => auxD
119
          );
120
    end Behavioral;
121
```

2. Código de simulación

2.1. Registro

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   entity tbRegistro is
   end tbRegistro;
   architecture Behavioral of tbRegistro is
       component Registro is
            Port ( d : in STD_LOGIC_VECTOR (15 downto 0);
                    q : out STD_LOGIC_VECTOR (15 downto 0);
10
                    clr, clk, 1 : in STD_LOGIC);
       end component;
12
13
       signal d : STD_LOGIC_VECTOR (15 downto 0);
       signal q : STD_LOGIC_VECTOR (15 downto 0);
15
       signal clr, clk, 1 : STD_LOGIC;
16
   begin
       reg : Registro Port map (
18
            d \Rightarrow d,
19
            q \Rightarrow q
20
            clk => clk,
21
            clr => clr,
22
            1 => 1
       );
24
25
       reloj : process begin
26
            clk <= '0';
27
            wait for 5 ns;
28
            clk <= '1';
            wait for 5 ns;
30
       end process;
31
       sim : process begin
33
            clr <= '1';
34
            wait for 40 ns;
            clr <= '0';
36
            1 <= '1';
37
            d \le x''1234'';
            wait for 10 ns;
39
            1 <= '0';
```

2.2. Demultiplexor de 16 canales de salida

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   entity tbDemultiplexor is
   end tbDemultiplexor;
   architecture Behavioral of tbDemultiplexor is
       component Demultiplexor is
           Port ( d : in STD_LOGIC;
                   1 : out std_logic_vector(15 downto 0);
10
                   sel : in STD_LOGIC_VECTOR (3 downto 0));
       end component;
13
       signal d : STD_LOGIC;
       signal 1 : std_logic_vector(15 downto 0);
15
       signal sel : STD_LOGIC_VECTOR (3 downto 0);
16
   begin
       demux: Demultiplexor Port map (
18
            d \Rightarrow d,
19
           1 => 1,
            sel => sel
21
       );
       process begin
24
            d \le '1';
25
            sel <= "0000";
            wait for 62 ns;
27
28
            sel <= "0001";
           wait for 62 ns;
30
31
            sel <= "0010";
32
           wait for 62 ns;
33
34
            sel <= "0011";
            wait for 62 ns;
36
```

```
37
            sel <= "0100";
38
            wait for 62 ns;
39
40
            sel <= "0101";
            wait for 62 ns;
42
43
            sel <= "0110";
            wait for 62 ns;
45
46
            sel <= "0111";
            wait for 62 ns;
49
            sel <= "1000";
50
            wait for 62 ns;
51
52
            sel <= "1001";
            wait for 62 ns;
54
55
            sel <= "1010";
            wait for 62 ns;
57
58
            sel <= "1011";
            wait for 62 ns;
60
61
            sel <= "1100";
62
            wait for 62 ns;
63
64
            sel <= "1101";
            wait for 62 ns;
66
67
            sel <= "1110";
            wait for 62 ns;
69
70
            sel <= "1111";
            wait;
72
       end process;
73
   end Behavioral;
```

2.3. Barrel-Shifter

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity tbBarrelShifter is
   end tbBarrelShifter;
   architecture Behavioral of tbBarrelShifter is
       component BarrelShifter is
           Port ( dato : in STD_LOGIC_VECTOR (15 downto 0);
                   res : out STD_LOGIC_VECTOR (15 downto 0);
10
                   shamt : in STD_LOGIC_VECTOR (3 downto 0);
                   direccion : in STD_LOGIC);
12
       end component;
13
       signal dato : STD_LOGIC_VECTOR (15 downto 0);
       signal res : STD_LOGIC_VECTOR (15 downto 0);
16
       signal shamt : STD_LOGIC_VECTOR (3 downto 0);
       signal direccion : STD_LOGIC;
18
19
       barrel: BarrelShifter Port map (
20
           dato => dato,
21
           res => res,
22
           shamt => shamt,
           direccion => direccion
       );
25
       process begin
27
           direccion <= '1'; --- izquierda
28
           dato <= "0000000010010111";</pre>
           shamt <= "0011";
30
           wait for 500 ns;
31
           direccion <= '0'; --- derecha
           dato <= "000000010010001";
           shamt <= "0100";
           wait;
       end process;
36
   end Behavioral;
```

2.4. Archivo de Registros

```
library IEEE;
  use IEEE.std_logic_1164.all;
  use IEEE.numeric_std.all;
  use STD.textio.all;
   use IEEE.std_logic_textio.all;
   entity test_bench is
   end test_bench;
   architecture Behavioral of test_bench is
10
       component ArchivoRegistros is
11
           Port (wr, dir, she, clk, clr: in STD_LOGIC;
12
                   writeReg, readReg1, readReg2, shamt : in STD_LOGIC_VECTOR (3
13

→ downto 0);
                   writeData : in STD_LOGIC_VECTOR (15 downto 0);
                   readData1, readData2 : out STD_LOGIC_VECTOR (15 downto 0));
15
       end component;
17
       signal wr, dir, she, clk, clr : STD_LOGIC;
18
       signal writeReg, readReg1, readReg2, shamt : STD_LOGIC_VECTOR (3 downto
        \rightarrow 0);
       signal writeData, readData1, readData2 : STD_LOGIC_VECTOR (15 downto 0);
20
21
       ar: ArchivoRegistros Port map (
22
           wr => wr,
23
           she => she,
           dir => dir,
           clk => clk,
26
           clr => clr,
           writeReg => writeReg,
28
           readReg1 => readReg1,
29
           readReg2 => readReg2,
           shamt => shamt,
31
           writeData => writeData,
32
           readData1 => readData1,
           readData2 => readData2
       );
35
       reloj : process begin
37
           clk <= '0';
38
           wait for 5 ns;
           clk <= '1';
40
```

```
wait for 5 ns;
41
       end process;
42
43
       process
44
           file arch_res : text; --Apuntadores tipo
            → txt
           variable linea_res : line;
46
           variable var_read_data1 : STD_LOGIC_VECTOR (15 downto 0);
           variable var_read_data2 : STD_LOGIC_VECTOR (15 downto 0);
49
           file arch_en : text; --Apuntadores tipo txt
           variable linea_en: line;
           variable var_write : STD_LOGIC_VECTOR (15 downto 0);
52
           variable var_wr, var_she, var_dir, var_clr : STD_LOGIC;
53
           variable var_write_reg, var_read_reg1, var_read_reg2, var_shamt :

→ STD_LOGIC_VECTOR (3 downto 0);
           variable var_write_data : STD_LOGIC_VECTOR (15 downto 0);
           variable cadena : string (1 to 5);
       begin
57
           --- RR1 RR2 SHAMT WREG WD CLR WR SHE DIR
           file_open(arch_en, "Estimulos.txt", READ_MODE);
59
60
           --- RR1 RR2 SHAMT WREG WD WR SHE DIR RD1 RD2
           file_open(arch_res, "Resultado.txt", WRITE_MODE);
63
           cadena := " RR1";
           write(linea_res, cadena, right, cadena'LENGTH+1); -- ESCRIBE LA cadena
65
            → "readReg1"
           cadena := " RR2";
           write(linea_res, cadena, right, cadena'LENGTH+1); -- ESCRIBE LA cadena
67
            → "readReg2"
           cadena := "SHAMT";
           write(linea_res, cadena, right, cadena'LENGTH+1); -- ESCRIBE LA cadena
69

→ "shamt"


           cadena := " WREG";
           write(linea_res, cadena, right, cadena'LENGTH+1); -- ESCRIBE LA cadena
71
            → "writeReg"
           cadena := "
                        WD":
           write(linea_res, cadena, right, cadena'LENGTH+1); -- ESCRIBE LA cadena
73
            → "writeData"
           cadena := " WR";
           write(linea_res, cadena, right, cadena'LENGTH+1); -- ESCRIBE LA cadena
75
            → "WR"
           cadena := " SHE";
76
```

```
write(linea_res, cadena, right, cadena'LENGTH+1); -- ESCRIBE LA cadena
77
             → "SHE"
            cadena := " DIR";
78
            write(linea_res, cadena, right, cadena'LENGTH+1); -- ESCRIBE LA cadena
79
             → "DIR"
            cadena := " RD1";
            write(linea_res, cadena, right, cadena'LENGTH+1); -- ESCRIBE LA cadena
81
             → "readData1"
            cadena := " RD2";
82
            write(linea_res, cadena, right, cadena'LENGTH+1); -- ESCRIBE LA cadena
83
             → "readData2"
            writeline(arch_res, linea_res); -- escribe la linea en el archivo
85
            wait for 100 ns;
            for i in 0 to 11 loop
88
                 readline(arch_en, linea_en); -- lee una linea completa
                 --- RR1 RR2 SHAMT WREG WD CLR WR SHE DIR
91
                 --Lee readReg1
                 read(linea_en, var_read_reg1);
93
                 readReg1 <= var_read_reg1;</pre>
94
                 --Lee readReg2
                 read(linea_en, var_read_reg2);
                 readReg2 <= var_read_reg2;</pre>
99
                 --Lee shamt
100
                 read(linea_en, var_shamt);
                 shamt <= var_shamt;</pre>
102
103
                 --Lee writeReg
                 read(linea_en, var_write_reg);
105
                 writeReg <= var_write_reg;</pre>
106
                 --Lee writeData
108
                 read(linea_en, var_write_data);
109
                 writeData <= var_write_data;</pre>
111
                 --Lee clr
112
                 read(linea_en, var_clr);
                 clr <= var_clr;</pre>
114
115
                 --Lee wr
116
```


```
read(linea_en, var_wr);
117
                 wr <= var_wr;</pre>
118
119
                 --Lee she
120
                 read(linea_en, var_she);
121
                 she <= var_she;</pre>
122
123
                 --Lee dir
124
                 read(linea_en, var_dir);
125
                 dir <= var_dir;
126
127
                 wait until rising_edge(clk); --ESPERA AL FLANCO DE SUBIDA
128
                 var_read_data1 := readData1;
129
                 var_read_data2 := readData2;
130
                 --- RR1 RR2 SHAMT WREG WD WR SHE DIR RD1 RD2
131
                 Hwrite(linea_res, var_read_reg1, right, 5); --ESCRIBE EL CAMPO
132
                  \rightarrow RR1
                 Hwrite(linea_res, var_read_reg2, right, 6); -- ESCRIBE EL CAMPO
133
                  \rightarrow RR2
                 Hwrite(linea_res, var_shamt, right, 6); -- ESCRIBE EL CAMPO shamt
                 Hwrite(linea_res, var_write_reg, right, 5); -- ESCRIBE EL CAMPO
135
                  \hookrightarrow WREG
                 Hwrite(linea_res, var_write_data, right, 8); --ESCRIBE EL CAMPO
136
                 write(linea_res, var_wr, right, 7); --ESCRIBE EL CAMPO WR
137
                 write(linea_res, var_she, right, 5); --ESCRIBE EL CAMPO SHE
138
                 write(linea_res, var_dir, right, 6); --ESCRIBE EL CAMPO DIR
139
                 Hwrite(linea_res, var_read_data1, right, 6); --ESCRIBE EL CAMPO
140
                  \hookrightarrow RD1
                 Hwrite(linea_res, var_read_data2, right, 6); --ESCRIBE EL CAMPO
141
                  \rightarrow RD2
142
                 writeline(arch_res, linea_res); -- escribe la linea en el archivo
143
             end loop;
144
             file_close(arch_en); -- cierra el archivo
             file_close(arch_res); -- cierra el archivo
146
          wait;
147
        end process;
   end Behavioral;
149
```

3. Simulación

3.1. Registro




3.2. Demultiplexor de 16 canales de salida




3.3. Barrel-Shifter

3.3.1. Corrimiento a la izquierda




3.3.2. Corrimiento a la derecha



3.4. Archivo de Registros

- 1. Reset
- 2. Banco[1] = 89
- 3. Banco[2] = 72
- 4. Banco[3] = 123
- 5. Banco[4] = 53
- 6. Leer Banco[1] y Banco[2]
- 7. Leer Banco[3] y Banco[4]
- 99. Banco[4] = Banco[3] > 5
- 10. Leer Banco[1] y Banco[2]
- 11. Leer Banco[3] y Banco[4]
- 12. Reset



3.4.1. Archivo entrada: Estimulos.txt


3.4.2. Archivo salida: Resultados.txt

1	RR1	RR2	SHAMT	WREG	WD	WR	SHE	DIR	RD1	RD2
2	0	0	0	0	0000	0	0	0	0000	0000
3	0	0	0	1	0059	1	0	0	0000	0000
4	0	0	0	2	0048	1	0	0	0000	0000
5	0	0	0	3	007B	1	0	0	0000	0000
6	0	0	0	4	0035	1	0	0	0000	0000
7	1	2	0	0	0000	0	0	0	0059	0048
8	3	4	0	0	0000	0	0	0	007B	0035
9	1	0	3	2	0000	1	1	1	0059	0000
10	3	0	5	4	0000	1	1	0	007B	0000
11	1	2	0	0	0000	0	0	0	0059	02C8
12	3	4	0	0	0000	0	0	0	007B	0003
13	0	0	0	0	0000	0	0	0	0000	0000


4. Diagramas RTL

4.1. Análisis RTL


4.1.1. Registro




4.1.2. Multiplexor de 16 canales




4.1.3. Demultiplexor de 16 canales de salida



4.1.4. Barrel-Shifter



4.1.5. Multiplexor de 2 canales



4.1.6. Archivo de Registros

Diagrama comprimido






Diagrama expandido




4.2. Synthesis


4.2.1. Registro




4.2.2. Multiplexor de 16 canales




4.2.3. Demultiplexor de 16 canales de salida



4.2.4. Barrel-Shifter



4.2.5. Multiplexor de 2 canales



4.2.6. Archivo de Registros

Diagrama comprimido




Diagrama expandido

