



Instituto Politécnico Nacional

Escuela Superior de Cómputo

## Práctica 2 - Sumador/restador de 8 bits con acarreo en cascada

Unidad de aprendizaje: Arquitectura de Computadoras

Grupo: 3CV1

*Alumno(a):*

Ramos Diaz Enrique

*Profesor(a):*

Vega García Nayeli

23 de febrero 2020

# Índice

<b>1</b>	<b>Código de implementación</b>	<b>2</b>
1.1	Sumador de 1 bit	2
1.2	Sumador/Restador de $N = 8$ bits	2
<b>2</b>	<b>Código de simulación</b>	<b>3</b>
<b>3</b>	<b>Simulación</b>	<b>5</b>
3.1	Suma	5
3.2	Resta	5
<b>4</b>	<b>Diagramas RTL</b>	<b>6</b>
4.1	Análisis RTL	6
4.1.1	Diagrama comprimido	6
4.1.2	Diagrama expandido	7
4.2	Synthesis	8

# 1. Código de implementación

## 1.1. Sumador de 1 bit

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity sum1bit is
5     Port ( a, b, cin : in STD_LOGIC;
6           s, cout : out STD_LOGIC);
7 end sum1bit;
8
9 architecture Behavioral of sum1bit is
10 begin
11     s <= a xor b xor cin;
12     cout <= (a and cin) or (a and b) or (b and cin);
13 end Behavioral;
```

## 1.2. Sumador/Restador de N = 8 bits

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity sum_resNbits is
5     generic ( n : integer := 8);
6     Port ( a,b : in STD_LOGIC_VECTOR (n-1 downto 0);
7           cin : in STD_LOGIC;
8           s : out STD_LOGIC_VECTOR (n-1 downto 0);
9           cout : out STD_LOGIC);
10 end sum_resNbits;
11
12 architecture Behavioral of sum_resNbits is
13     component sum1bit is
14         Port ( a, b, cin : in STD_LOGIC;
15               s, cout : out STD_LOGIC);
16     end component;
17     signal c : STD_LOGIC_VECTOR (n downto 0);
18     signal eb : STD_LOGIC_VECTOR (n-1 downto 0);
19
20 begin
21     c(0) <= cin;
22     ciclo : for i in 0 to n-1 generate
23         eb(i) <= b(i) xor c(i);
```

```
24         bit0 : sum1bit Port map (  
25             a => a(i),  
26             b => eb(i),  
27             s => s(i),  
28             cin => c(i),  
29             cout => c(i+1)  
30         );  
31     end generate;  
32     cout <= c(n);  
33 end Behavioral;
```

## 2. Código de simulación


```
1  library IEEE;  
2  use IEEE.STD_LOGIC_1164.ALL;  
3  
4  entity test_bench is  
5  end test_bench;  
6  
7  architecture Behavioral of test_bench is  
8      component sum_resNbits  
9          Port ( a, b : in STD_LOGIC_VECTOR (7 downto 0);  
10              cin : in STD_LOGIC;  
11              s : out STD_LOGIC_VECTOR (7 downto 0);  
12              cout : out STD_LOGIC);  
13      end component;  
14      signal a, b, s : STD_LOGIC_VECTOR (7 downto 0);  
15      signal cin, cout : STD_LOGIC;  
16  
17  begin  
18      sum_res : sum_resNbits Port map (  
19          a => a,  
20          b => b,  
21          s => s,  
22          cin => cin,  
23          cout => cout  
24      );  
25  
26      process begin  
27          cin <= '0';  
28          a <= "00000101"; -- 5  
29          b <= "00000101"; -- +5  
30          wait for 100 ns;
```

```
31
32     cin <= '0';
33     a <= "00001100"; -- 12
34     b <= "00001000"; -- +8
35     wait for 100 ns;
36
37     cin <= '0';
38     a <= "00001001"; -- 9
39     b <= "00000101"; -- +5
40     wait for 100 ns;
41
42     cin <= '1';
43     a <= "00001010"; -- 10
44     b <= "00001001"; -- -9
45     wait for 100 ns;
46
47     cin <= '0';
48     a <= "00000100"; -- 4
49     b <= "00000010"; -- +2
50     wait for 100 ns;
51
52     cin <= '1';
53     a <= "00000111"; -- 7
54     b <= "00001001"; -- -9
55     wait for 100 ns;
56
57     cin <= '1';
58     a <= "00001111"; -- 15
59     b <= "00001111"; -- -15
60     wait for 100 ns;
61
62     cin <= '1';
63     a <= "00001011"; -- 11
64     b <= "00001000"; -- -8
65     wait for 100 ns;
66
67     cin <= '1';
68     a <= "00000001"; -- 1
69     b <= "00000100"; -- -4
70     wait;
71 end process;
72 end Behavioral;
```


### 3. Simulación

Operación	A	B	S	Cout
Suma	5	5	10	0
Suma	12	8	20	0
Suma	9	5	14	0
Resta	10	9	1	1
Suma	4	2	6	0
Resta	7	9	254	0
Resta	15	15	0	1
Resta	11	8	3	1
Resta	1	4	253	0

#### 3.1. Suma




#### 3.2. Resta




## 4. Diagramas RTL

### 4.1. Análisis RTL

#### 4.1.1. Diagrama comprimido



## 4.1.2. Diagrama expandido





## 4.2. Synthesis

