



Instituto Politécnico Nacional Escuela Superior de Cómputo

Práctica 3 - Sumador de 8 bits con acarreo anticipado

Unidad de aprendizaje: Arquitectura de Computadoras

Grupo: 3CV1

Alumno(a):
Ramos Diaz Enrique

Profesor(a): Vega García Nayeli

Índice

| 1 | Código de implementación | 2 |
|---|--|-----|
| 2 | Código de simulación | 3 |
| 3 | Simulación | 5 |
| | Diagramas RTL 4.1 Análisis RTL | 5 |
| | 4.2 Synthesis | - 6 |

1. Código de implementación

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   entity sum_AnticNbits is
       Port ( a, b : in STD_LOGIC_VECTOR (7 downto 0);
               cin : in STD_LOGIC;
               s : out STD_LOGIC_VECTOR (7 downto 0);
               cout : out STD_LOGIC);
   end sum_AnticNbits;
10
   architecture Behavioral of sum_AnticNbits is
   begin
12
       process(a, b, cin)
13
            variable p, g : STD_LOGIC_VECTOR(7 downto 0);
            variable c : STD_LOGIC_VECTOR(8 downto 0);
15
            variable coPj, gkPm, pm : STD_LOGIC;
       begin
            c(0) := cin;
18
            for i in 0 to 7 loop
19
                p(i) := a(i) xor b(i);
                g(i) := a(i) \text{ and } b(i);
21
                s(i) \le p(i) \times c(i);
23
                coPj := c(0);
24
                for j in 0 to i loop
25
                    coPj := coPj and p(j);
                end loop;
                gkPm := '0';
29
                for k in 0 to i-1 loop
30
                    pm := '1';
31
                    for m in k+1 to i loop
32
                         pm := pm \text{ and } p(m);
                    end loop;
                    gkPm := gkPm or (g(k) and pm);
35
                end loop;
36
                c(i+1) := g(i) or coPj or gkPm;
            end loop;
39
            cout <= c(8);
       end process;
41
   end Behavioral;
```


2. Código de simulación

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   entity test_bench is
   end test_bench;
   architecture Behavioral of test_bench is
       component sum_AnticNbits
            Port ( a, b : in STD_LOGIC_VECTOR (7 downto 0);
                   cin : in STD_LOGIC;
10
                   s : out STD_LOGIC_VECTOR (7 downto 0);
                   cout : out STD_LOGIC);
12
       end component;
13
       signal a, b, s : STD_LOGIC_VECTOR (7 downto 0);
       signal cin, cout : STD_LOGIC;
15
16
       sum_Antic : sum_AnticNbits Port map (
17
            a \Rightarrow a
18
           b \Rightarrow b,
19
            s \Rightarrow s,
            cin => cin,
21
            cout => cout
       );
23
24
       process begin
25
           cin <= '0';
         a <= "00000101"; -- 5
         b <= "00000101"; -- +5
         wait for 100 ns;
         cin <= '0';
         a <= "00001100"; -- 12
         b <= "00000111"; -- +7
         wait for 100 ns;
35
         cin <= '0';
36
         a <= "00001001"; -- 9
         b <= "00000101"; -- +5
         wait for 100 ns;
39
         cin <= '0';
41
         a <= "00001110"; -- 14
```

```
b <= "00001001"; -- +9
43
         wait for 100 ns;
44
45
         cin <= '0';
46
         a <= "00000100"; -- 4
         b <= "00000010"; -- +2
48
         wait for 100 ns;
49
50
         cin <= '0';
51
         a <= "00000111"; -- 7
52
         b <= "00000111"; -- +7
53
         wait for 100 ns;
55
         cin <= '0';
56
         a <= "00001111"; -- 15
57
         b <= "00000101"; -- +5
58
         wait for 100 ns;
60
         cin <= '0';
61
         a <= "00001011"; -- 11
         b <= "00001000"; -- +8
63
         wait for 100 ns;
64
         cin <= '0';
66
         a <= "00000001"; -- 1
67
         b <= "00000100"; -- +4
         wait;
69
       end process;
70
   end Behavioral;
71
```


3. Simulación

| Operación | Α | В | S | Cout |
|-----------|----|---|----|------|
| Suma | 5 | 5 | 10 | 0 |
| Suma | 12 | 7 | 19 | 0 |
| Suma | 9 | 5 | 14 | 0 |
| Suma | 14 | 9 | 23 | 0 |
| Suma | 4 | 2 | 6 | 0 |
| Suma | 7 | 7 | 14 | 0 |
| Suma | 15 | 5 | 20 | 0 |
| Suma | 11 | 8 | 19 | 0 |
| Suma | 1 | 4 | 5 | 0 |



4. Diagramas RTL

4.1. Análisis RTL



4.2. Synthesis

