



Faculty of Engineering and Technology
Electrical and Computer Engineering Department
DIGITAL INTEGRATED CIRCUITS – ENCS3330
Homework 1

Prepared by:

Dana Ghnimat

1200031

Instructor:

Dr. Khader Mohammad

Section: 1

Date:

19 /3/2024

Problem 1

Watch these video and summarize not more than one page what you learned about Integrated circuit manufacturing process.

The first step in making an integrated circuit is to obtain pure molten silicon, which must be purified because dust or impurities will damage the silicon crystal.

Therefore, there are engineers and supervisors to monitor the complex processes, the automated production takes place in closed production lines in a room of a size of large as two soccer pitches, and the room that creates wafers is hundreds of thousands cleaner than the operating room, and each wafer will go through hundreds of production stages to be an IC.

As first step the Photolithography transfers circuit structures onto wafers like a slide projection, then the silicon disk is coated with a photoresist, using UV light, the circuit structure is depicted on a mask on the wafer.

The developer will remove the parts were exposed from the edge of photoconductor and the transferred structures can now be used as templates and the unprotected parts will be etched, and thus the structure of billions of small switching currents is generated per small wafer transistor.

After the photolithography stage, the wafers are transferred to the ion deployment stage where the electrical properties of the transistor will be determined, since silicon is a semiconductor, its conductivity can be varied through the implementation of high precision emplacement of dopant atoms when they are injected into the silicon structure, so that the atoms are randomly distributed in the silicon lattice, at high temperatures, the doping atoms become flexible and occupy a fixed position in the atomic structure.

Wafer cleaning is necessary because particles from each step remain, so clean them to remove these particles to avoid errors Before copper casting, a barrier layer is applied to prevent short circuits and to ensure reliability, the wafers' trenches are then filled with copper, then the excess copper is ground to the edges of the groove, as this insulates each interconnect from the other.

The next step relies heavily on copper, as the finest interconnect wires connect billions of individual transistors to form an integrated circuit.

In two months, the wafer is ready, as the last step is packaging of the chips, a tin silver palette is applied on the wafer as they will connect the chip to the frame, then using finest saw blades the chips got cut off the wafer, then flip chip bond the chip to the frame and it will be sealed with a cover.

Proplem2

Find the output voltage, V_o , for the nFET shown to the right for the following cases. Assume $V_g = 2V$ and $V_{tn} = 0.7V$

(a) $V_i = 0.5V$ (b) $V_i = 1.4V$.

Solution:

$V_g > V_{tn}$, $2 > 0.7$, the device in both cases is on.

(a) $V_i = 0.5V$.

Since $V_g - V_i$

$2 - 0.5 = 1.5V$ is greater than $V_{tn} = 0.7V$, (Here V_i is the “source” then the nFET will pass V_i to V_o) $V_o = V_i = 0.5V$.

(b) $V_i = 1.4V$.

Since $V_g - V_i$

$2 - 1.4 = 0.6V$ Which is less than $V_{tn} = 0.7V$, (Here V_o is the “source” so the nFET output is limited as $V_o = V_g - V_{tn}$)

$$V_o = V_g - V_{tn} = 2 - 0.7 = 1.3V$$

Problem3

Find the output voltage, V_o , for the pFET shown to the right for the following cases. Assume $V_g = 0V$ and $V_{tp} = -0.6V$

(a) $V_i = 0.3V$ (b) $V_i = 1.5V$

Solution:

(a) $V_i = 0.3V$.

Since $V_i - V_g$

$$0.3 - 0 = 0.3V \text{ which is less than } |V_{tp}|,$$

(the pFET output is limited as $V_o = V_g + |V_{tp}|$) $V_o = V_g + |V_{tp}| = 0.6V$.

(b) $V_i = 1.5V$.

Since $V_i - V_g$

$$1.5 - 0 = 1.5V \text{ which is greater than } |V_{tp}|, \text{ (the pFET will pass } V_i \text{ to } V_o)$$

$$V_o = V_i = 1.5V.$$

Problem4

Find the midpoint voltage, V_x , and output voltage, V_o , for the chain of two nFET pass transistors shown below for the following cases. Assume $V_{DD} = 1\text{ V}$ and $V_{tn} = 0.5\text{V}$.

(a) $V_i = 0.4\text{V}$ (b) $V_i = 1\text{V}$

Solution:

(a) $V_i = 0.4\text{V}$.

Since $V_{dd} - V_i =$

$$1 - 0.4 = 0.6\text{V} \text{ Which is great than } V_{tn} (0.5\text{V}), \text{ so } V_x = V_i = 0.4\text{V}$$

And $V_{dd} - V_x =$

$$1 - 0.4 = 0.6\text{V} \text{ Which is great than } V_{tn} (0.5), \text{ so } V_o = V_x = 0.4\text{V}.$$

(b) $V_i = 1\text{V}$.

Since $V_{dd} - V_i =$

$$1 - 1 = 0\text{ V} \text{ Which is less than } V_{tn} (0.5\text{V}), \text{ so } V_x = V_{dd} - V_{tn} = 0.5\text{V}$$

And $V_{dd} - V_x =$

$$1 - 0.5 = 0.5\text{V} \text{ Which is equal to } V_{tn} (0.5), \text{ so } V_o = V_x = 0.5\text{V}.$$

Problem5

If $V_{DD}=3\text{V}$, $V_{tn}=0.5\text{V}$ and $|V_{tp}|=0.4\text{V}$, find V_{g2} and V_o in the 2-transistor circuit shown below for the following cases. Note that V_{tn} and $|V_{tp}|$ have different values.

Solution:

There are many cases to find V_{g2} , and V_o .

Case (1):

$$V_{DD} - V_{i1} > V_{tn} \text{ so } V_{g2} = V_{i1}, \text{ And } V_{i2} - V_{g2} > |V_{tp}| \text{ so, } V_o = V_{i2}.$$

Case (2):

$$V_{DD} - V_{i1} < V_{tn} \text{ so } V_{g2} = V_{dd} - V_{tn}, \text{ And } V_{i2} - V_{g2} > |V_{tp}| \text{ so, } V_o = V_{i2}.$$

Case (3):

$$V_{DD} - V_{i1} > V_{tn} \text{ so } V_{g2} = V_{i1}, \text{ And } V_{i2} - V_{g2} < |V_{tp}| \text{ so, } V_o = V_{g2} + |V_{tp}|.$$

Case (4):

$$V_{DD} - V_{i1} < V_{tn} \text{ so } V_{g2} = V_{dd} - V_{tn}, \text{ And } V_{i2} - V_{g2} < |V_{tp}| \text{ so, } V_o = V_{g2} + |V_{tp}|.$$