## FSMs Verilog Behavioral Modeling CheatSheet

© copyright 2018 v1.00

```
module fsm template(reset n, x in, clk, mealy, moore);
    input reset_n, x_in, clk;
                                                          variable declations
    output reg mealy, moore;
                                                          for state manipulations
    //- next state & present state variables
    reg [1:0] NS, PS;
                                                               state bit assignments
    //- bit-level state representations
    parameter [1:0] st_A=2'b00, st_B=2'b01, st_C=2'b11;
                                                               state register definition
    //- model the state registers
    always @ (negedge reset_n, posedge clk)
                                                                  FSM
       if (reset_n == 0)
                                                  reset_n
          PS <= st_A;
                                                                            mealy
       else
                                                                            moore
           PS <= NS;
                                                      clk
    //- model the next-state and output decoders
    always @ (x_in,PS)
    begin
                                        assign all outputs
       mealy = 0; moore = 0;
                                        to avoid latches
       case (PS)
           st A:
                                         Moore outputs are
           begin
                                         function of state only
              moore = 1;
              if (x_in == 1)
              begin
                 mealy = 0;
                 NS = st A;
                                              Mealy outputs are
              end
                                              function of state
              else
                                              and external input
              begin
                 mealy = 1;
                 NS = st B;
              end
           end
                                                   x_{in} mealy
           st B:
                                                                \overline{x_{in}} /mealy
              begin
                 moore = 0;
                                                        st_A
                                                                              st_B
                 mealy = 1;
                                             reset_n
                 NS = st_C;
                                                        moore
                                                                             moore
              end
           st C:
              begin
                                                              x_in/mealy
                  moore = 1;
                   if (x_in == 1)
                   begin
                      mealy = 1;
                                                                  st_C
                      NS = st B;
                                               x_in / mealy
                                                                                 /mealy
                   end
                                                                 moore
                   else
                   begin
                      mealy = 0;
                      NS = st A;
                   end
              end
                                             illegal state recovery
           default: NS = st A;
           endcase
      end
endmodule
```