

### **IETE Journal of Research**




ISSN: 0377-2063 (Print) 0974-780X (Online) Journal homepage: https://www.tandfonline.com/loi/tijr20

# A Novel Design of 12-bit Digital Comparator Using Multiplexer for High Speed Application in 32-nm CMOS Technology

D. N. Mukherjee, S. Panda & B. Maji

To cite this article: D. N. Mukherjee, S. Panda & B. Maji (2019): A Novel Design of 12-bit Digital Comparator Using Multiplexer for High Speed Application in 32-nm CMOS Technology, IETE Journal of Research, DOI: 10.1080/03772063.2019.1649204

To link to this article: <a href="https://doi.org/10.1080/03772063.2019.1649204">https://doi.org/10.1080/03772063.2019.1649204</a>







## A Novel Design of 12-bit Digital Comparator Using Multiplexer for High Speed Application in 32-nm CMOS Technology

D. N. Mukherjee<sup>1</sup>, S. Panda<sup>2</sup> and B. Maji<sup>3</sup>

<sup>1</sup>Department of Electronics & Communication Engineering, Bankura Unnayani Institute Engineering, Bankura, India; <sup>2</sup>Department of Electronics & communication Engineering, Narula Institute of Technology, Kolkata, India; <sup>3</sup>Department of Electronics & communication Engineering, National Institute of Technology, Durgapur, India

#### **ABSTRACT**

In the present scenario, power, speed, and area of an electronic device play a significant role specifically in the field of modern VLSI technology. In this research, small power dissipation and a less area-based single 12-bit comparator has been designed using a multiplexer. To improve the speed of the comparator a completely unique technique has applied, where three 4-bit comparator blocks have been used rather than a single 12-bit comparator. These comparator blocks compare simultaneously two signals each having 4-bits. The aim of this paper is to design and implement a 2-bit digital comparator using different logic techniques to compare power consumption, propagation delay, and transistor count. Finally, the novel technique has been applied to improve the overall performance of a 12-bit comparator. The results of this paper are simulated on the EDA tanner tool realized in 32-nanometer technology at 0.7 V supply voltage. It shows that the propagation delay of 12-bit digital comparator using the novel technique is 5.15 nanoseconds which is approximately 30% less than the proposed multiplexer-based single 12-bit comparator.

#### **KEYWORDS**

Conventional CMOS; digital comparator; multiplexer-based comparator; power dissipation; propagation delay; transistor count; transmission gate logic technique

#### 1. INTRODUCTION

In today's world, the power consumption is a vital issue in digital CMOS circuits, wherever different methodologies are used to design circuits for low-power dissipation with small-sized and high-speed interface applications are developed [1–3].

The area of an integrated circuit not only depends upon the quantity of transistor and their sizes, but also depends on wiring complexity [4]. The wiring complixity is fluctuating from one logic technique to another logic technique and consequently, the reasonable judgement of logic style is important for circuit execution [5].

Digital comparator has several applications including Digital Signal Processing, Central Processing Unit, Microcontroller, etc. In this paper, 12-bit comparator has been designed with the low power consumption and better packing densities in 32-nanometer technology at 0.7 V supply voltage based on the multiplexer and the novel technique.

#### 2. TWO-BIT DIGITAL COMPARATOR

A 2-bit digital comparator is a such type of logic circuit that compares the relative magnitude of two signals,

each having two bits. After the comparison of two signals, it will set three output variables that will express whether A>B or A<B or A=B [6–7]. The block diagram of a 2-bit digital comparator is shown in Figure 1.

In the comparison process, the comparator will check the relative magnitude of two signals from the position of the most significant bit to the next successive bit position and so on. If most significant bits are not equal, then it will decide that either A is greater than or less than B. Otherwise check for the next successive bit position and goes on till the unequal bit position occurs [8–9]. Equations (1)–(3) are given to control the outputs of the 2-bit digital comparator [1–3].

$$A > B := A_0 \overline{B}_0 + \overline{A}_0 A_1 \overline{B}_0 \overline{B}_1 + A_0 A_1 B_0 \overline{B}_1$$

$$= A_0 \overline{B}_0 + A_1 \overline{B}_1 (A_0 EX - NOR B_0)$$

$$A < B := \overline{A}_0 B_0 + \overline{A}_0 \overline{A}_1 \overline{B}_0 B_1 + A_0 \overline{A}_1 B_0 B_1$$

$$= \overline{A}_0 B_0 + \overline{A}_1 B_1 (A_0 EX - NOR B_0)$$

$$A = B := \overline{A}_0 \overline{A}_1 \overline{B}_0 \overline{B}_1 + \overline{A}_0 A_1 \overline{B}_0 B_1 + A_0 A_1 B_0 B_1$$

$$+ A_0 \overline{A}_1 B_0 B_1$$

$$= (A_0 EX - NOR B_0) (A_1 EX - NOR B_1)$$
 (3)




Figure 1: Block diagram of a 2-bit digital comparator.

### 3. REVIEW OF EXISTING TECHNIQUES FOR DIGITAL COMPARATOR DESIGN

According to Moore's Law, the quantity of transistors, in a chip, doubles in every 18 months. Thus, the circuit designers modify the circuit with less number of transistors for the identical functionality. In the new generation, several researchers have made CMOS comparator using various logic techniques like typical CMOS, PLT, TG, GDI and hybrid logic with different number of transistors to achieve low power consumption, high speed and less area.

Power consumption, speed and area are the three fundamental parameters to optimize the overall performance of a CMOS comparator design [10]. However, those parameters struggle with each other i.e. each individual parameter can't be optimized independently [11]. Twobit digital comparator has been designed with the aid of Anjuli [12] the use of 40 T PTL logic style. It provides less PDP than other logic styles. Two- bit digital comparator has been designed with the aid of Shekhawat et al. [8] the use of 26 T PTL logic style. It provides less PDP and transistor count than GDI logic styles. One-bit digital comparator has been designed with the aid of Anjali and Pranshu [13] the use of four 10 T GDI full adder cells. Hassan and Mehra [14] has 1-bit CMOS comparator using three different approaches. The full-custombased design consumes less power and takes less area than autogenerated and semicustom design. The proposed multiplexer-based two-bit comparator consisted of 18 T which is less when in comparison with the other comparator (two-bit) designs using CMOS, PTL and TG logic technique.

### 4. TWO-BIT DIGITAL COMPARATOR USING A MULTIPLEXER

In this technique, a digital comparator has been designed using a multiplexer. For the implementation of the design procedure using hardware, it requires two sub-block, where the first block is used to determine the equality of




Figure 2: Design of 2-bit digital comparator using a multiplexer.




Figure 3: Design of N-bit digital comparator using a multiplexer.

each single-bit data simultaneously of a 2-bit comparator. The first block is formed by using two 2:1 multiplexer. The second block is used to determine whether A is less than or equal to B. To implement the second block of a 2-bit digital comparator, three numbers of 2:1 multiplexers are required. Finally, these two outputs A < B and A = B are used as input of an NOR gate to determine whether A is greater than B or not. The multiplexer-based 2-bit digital comparator is shown in Figure 2. To implement 2-bit digital comparator , multiplexer 18 transistors are required.

Multiplexer-based N-bit digital comparator is shown in Figure 3. The number of transistors required to design a N-bit digital comparator is determined by Equation (4).

Number of transistors required = (N + 1) number of Inverter + N number of 2:1 MUX for block-1 + 2N number of MUX for block-2

$$= (N+1) * (1p+1n) + N * (1p+1n) + 2N * (1p+1n)$$
  
= 8 \* N + 2 (4)




Figure 4: Novel technique-based 12-bit digital comparator.

### 5. NOVEL TECHNIQUE FOR HIGH-SPEED DIGITAL COMPARATOR

In today's world, the speed is a vital issue for any electronic devices. So, to achieve this demand a novel technique-based 12-bit comparator has been designed, as shown in Figure 4. This novel technique-based 12-bit comparator has three 4-bit comparator blocks which are operating simultaneously. After the comparison of each comparator blocks, they will individually decide whether A is less than or equal to B. Output of these three blocks will finally make a deceision whether A is greater than, less than or equal to B by using Equations (5–7).

$$A < B := L_{0-3} + E_{0-3}(L_{4-7} + E_{4-7} * L_{8-11})$$
 (5)

$$A = B := E_{0-3*}E_{4-7*}E_{8-11} \tag{6}$$

$$A > B := (A < B) * (A > B)$$
 (7)

where  $L_{0-3}$ ,  $L_{4-7}$  and  $L_{8-11}$  represents that the signal A is less than the signal B in these comparator blocks. Terms  $E_{0-3}$ ,  $E_{4-7}$  and  $E_{8-11}$  shows that the signal A is equal to the signal B in these comparator blocks.

### 6. NOVEL TECHNIQUE-BASED 12-BIT COMPARATOR DESIGN DETAILS

The structure is divided into two stages. In the first stage, multiplexer-based three 4-bit comparator has been designed instead of a single 12-bit comparator to minimize the number of transistors and gate level. In this stage each comparator gives individual outputs of "A" less than "B" and "A" equal to "B". The output of a 4-bit comparator ( $A_{0-3}$ ,  $B_{0-3}$ ) is determined by Equations (8) and (9).

$$L_{0-3} = \overline{A}_0 B_0 + \sum_{K=1}^{3} \left[ \overline{A}_K B_K \prod_{M=K-1}^{0} (A_m \odot B_m) \right]$$
 (8)

$$E_{0-3} = \prod_{m=0}^{3} (A_m \odot B_m) \tag{9}$$

The second stage has been implemented by Equations (5–7) to compute the final outputs of a 12-bit comparator.

### 7. CONVENTIONAL CMOS LOGIC-BASED 2-BIT COMPARATOR

In the present scenario, low power and high speed are imperative factors in the field of digital VLSI circuits. Since CMOS consumes less power and provides high speed, it's thought-about because the best various style method within the digital circuit [1–3]. The conventional CMOS logic-based inverter consists of one NMOS transistor and one PMOS transistor. The gates of two transistor are shorted at where the input is applied. The drains of two transistors are also shorted. The source of the NMOS transistor is connected to the ground and the source of PMOS transistor is connected to the power supply. Output is taken from the drain terminal. The CMOS logic circuit is outlined in a way that stands out system is directing at once. The CMOS logic technique-based inverter is shown in Figure 5.

The CMOS logic style is basically associate extension of CMOS inverters to multiple inputs [15].

### 8. TRANSMISSION GATE LOGIC-BASED 2-BIT COMPARATOR

The transmission gate logic technique is one of the most prominent technique to design a comparator, which has low power consumption and less transistor count than conventional CMOS logic-based comparator. In this technique one NMOS and one PMOS transistors




Figure 5: CMOS logic technique-based inverter.



Figure 6: CMOS transmission gate.




Figure 7: Schematic of the CMOS logic technique-based 2-bit comparator.




Figure 8: Schematic of the transmission gate logic-based 2-bit comparator.

are connected in parallel with complementary inputs at their gates. The CMOS transmission gate is shown in Figure 6 [3].

### 9. SIMULATION RESULTS

To compare the performance of the proposed comparator with the different logic techniques, EDA tanner

tool has been used in 32-nanometre technology with 0.7 V supply voltage to design and implement all circuits. The schematic circuit configuration of CMOS logic and transmission gate logic-based 2-bit digital comparator are shown in Figures 7 [3] and 8, respectively. The schematic circuit configuration of multiplexer and novel technique-based 12-bit digital comparator are shown in Figures 9 and 10, respectively. The layout of







Figure 9: Schematic of the 12-bit digital comparator using a multiplexer.



**Figure 10:** Schematic of 12-bit digital comparator using a novel technique.



**Figure 11:** Layout of the multiplexer-based 2-bit digital comparator.




**Figure 12:** Layout of the multiplexer-based 12-bit digital comparator.

multiplexer-based 2-bit comparator, 12-bit comparator and novel technique-based 12-bit comparator are shown in Figures 1112–13, respectively.


The layout of the novel technique-based high-speed and low-power comparator is realized using the L-edit in EDA Tanner tool for performing the post-layout simulation. The effectiveness of the proposed comparator is analysed for both pre-layout and post-layout stages, for a power supply of 0.7 V. The power dissipation and the propagation delay of the novel technique-based 12-bit comparator in the post-layout simulation

Table 1: Performance comparison of a digital comparator.

Parameters	Conventional 2-bit comparator	Transmission Gate logic[12] based 2-bit comparator	Transmission Gate logic [1] based 2-bit comparator	Multiplexer-based 2-bit comparator	Multiplexer-based 12-bit comparator	Novel technique-based 12-bit comparator
Power consumption (µW)	0.53	0.41	0.23	0.09	0.54	0.56
Number of transistor	54	74	30	18	98	106
Propagation delay (n-sec)	6.97	7.13	5.32	4.52	7.38	5.15
Power delay Product (μ-nJ)	3.69	2.92	1.22	0.40	3.98	2.88



**Figure 13:** Layout of the novel technique-based 12-bit digital comparator.



**Figure 14:** Eye diagram of the novel technique-based 12-bit digital comparator.

is 0.73 microwatt and 7.86 nanoseconds in the presence of the physical parasitic. The eye diagram of novel technique-based 12-bit comparator is shown in Figure 14. It has been found from the eye diagram that the output signal A is greater than signal B at a data rate of approximately 250 MBps. The simulation result is abridged in Table 1.

### 10. CONCLUSIONS

A novel technique has been applied by using the multiplexer to improve the speed of a comparator. Power consumption of the multiplexer-based 2-bit comparator is 0.09  $\mu W$  which has been reduced to approximately 78% and delay has been reduced to approximately 37% from the existing transmission gate logic-based comparator [12]. It has been found that the transistor count is less in the proposed multiplexer-based 2-bit comparator circuit

which is almost 75.67% less than existing transmission gate logic-based 2-bit digital comparator, subsequently that the overall area is minimized. A novel technique-based 12-bit digital comparator has been designed which consumes 0.56 microwatt power and the propagation delay is 5.15 nanosecond.

#### **ACKNOWLEDGMENT**

The authors are thankful to the faculties of ECE dept, Bankura Unnayani Institute of Engineering for giving useful advice.

#### **REFERENCES**

- 1. D. N. Mukherjee, S. Panda, and B. Maji, "Optimization of digital comparator using transmission gate logic style," *Int. J. Adv. Res. Eng. Technol.*, Vol. 7, no. 4, pp. 06–16, 2016.
- 2. D. N. Mukherjee, S. Panda, and B. Maji. "Design of Low Power 12-Bit Magnitude Comparator" Proceedings of IEEE International conference on DevIC-2017, 2017, pp. 103–109.
- 3. D. N. Mukherjee, S. Panda, and B. Maji, "Performance evaluation of digital comparator using different logic styles," *IETE J. Res.*, Vol. 64, no. 3, pp. 422–429, 2018.
- 4. S. Kang, and Y. Leblebici. *CMOS Digital Integrated Circuit, Analysis and Design*. 3rd ed. New Delhi: Tata McGraw-Hill, 2003, pp. 295–302.
- A. Bellaouar, and I. E. Mohamed. Low Power Digital VLSI Design: Circuits and SYSTEMS. 2nd ed. Norwell, MA: Kluwer Academic Publishers, 1995.
- S. Salivahanan, and S. Arivazhagan. Digital Circuits and Design. 2nd ed. New Delhi: Vikas Publishing House Pvt. Ltd, 2004.
- 7. M. Morris Mano. *Digital Design*. 3rd ed. New Delhi: Pearson Education Asia, 2002.
- 8. V. Shekhawat, T. Sharma, and K. G. Sharma, "Low power magnitude comparator circuit design," *Int. J. Comput. Appl.*, Vol. 94, pp. 22–24, May 2014.
- 9. M. Aggarwal, and R. Mehra, "Performance analysis of magnitude comparator using different design techniques," *Int. J. Comput. Appl.*, Vol. 115, no. 4, pp. 12–15, 2015.
- 10. S. Etienne, and D. B. Sonia. *Basics of CMOS Cell design*. 1st ed. New York: McGraw Hill Professional, pp. 432.

- 11. S. R. Anjali, and P. Kajla, "Area efficient 1- bit comparator design by using hybridized full adder module based on PTL and GDI logic," *Int. J. Comput. Appl.*, Vol. 82, pp. 5–13, 2013.
- 12. S. A. Anjuli, "Two-bit magnitude comparator design using different logic styles," *Int. J. Eng. Sci. Invent.*, Vol. 2, no. 1, pp. 13–24, 2013.
- 13. S. P. Anjali. "Area and power efficient 4-bit comparator design by using 1-bit full adder module," Proceedings of

- the IEEE International Conference on Parallel, Distributed and Grid Computing (DGC' 14), 2014, pp. 1–6.
- M. Hassan, and R. Mehra, "Design analysis of 1-bit CMOS comparator," Int. J. Sci. Res. Eng. Technol, pp. 68–72, 2015.
- 15. D. Sharma. Microelectronics group, EE Department IIT Bombay, LogicDesign. http://www.ee.iitb.ac.in/ smdp/ DKStutorials/logic-notes.pdf, pp. 1–34.

### **Authors**



Dwip Narayan Mukherjee had been awarded M.Tech in ECE from Burdwan University, Burdwan, India. He is currently working as Assistant Professor in Electronics and Communication Engineering Department of Bankura Unnayani Institute of Engineering, W.B, India. His research interest is in the area of VLSI Low Power Design, Image Processing, Signal Processing.

Corresponding author. Email: dwipnarayan@gmail.com



Saradindu Panda has been serving as HOD of Electronics and Communication Engineering Department of Narula Institute of Technology, Agarpara, Kolkata for nine years. He has received PhD in ECE from NIT, Durgapur in 2014. He has received his B.E degree in ECE from UIT, Burdwan University in 2004 and M.Tech degree in VLSI and Microelec-

tronics Technology from Jadavpur University in 2007. He is also a National Scholarship winner in his School Level. He is a Professional Member of IEEE, Professional Member of IET, Institutional member of IETE. His research interests include Low power and High Speed VLSI Circuit Design, Noise modelling and analysis of Advanced Semiconductor Devices like DGMOSFET, SGMOSFET, MESFET, HEMT etc, Design of SOCs, VLSI Signal processing, Advanced Digital system design and Embedded System Design. He has published one Book on Microelectronics and Optoelectronic Devices and more than 30 research articles in peer-reviewed international journals, national and international conferences.

Email: saradindupanda@gmail.com



Bansibadan Maji is now a senior Professor of ECE Department in NIT, Durgapur, West Bengal, India. He is now Head of The Department of ECE at NIT. His main research area is on Microwave, Antenna, VLSI Design and Low power Device and Circuits. He has more than 56 publications in different International and National Journals and Conference Proceedings. He

has published more than 50 research articles in peer-reviewed international journals, national and international conferences.

Email: bmajiecenit@yahoo.com