ANEXO: REGISTRADORES

PORTA 1 (Similar para a Porta 2)

REG.	FUNÇÃO	VALOR do BIT			
P1DIR	Seleciona a direção de sinal (entrada/saída)	0	Entrada	1	Saída
	Define o estado da(s) saída(s) digital(ais)	0	0 volt	1	Vdd
P10UT	2ª Função: quando o pino é uma entrada digital, define se o resistor será de pull-up ou pull-down	0	Pull-down	1	Pull-up
P1IN	Representa o estado da(s) entrada(s) digital(ais)	0	0 volt	1	Vdd
P1REN	Habilita resistor no pino configurado como entrada.	0	Desconectado	1	Conectado
P1IES	Seleciona borda de interrupção.	0	Subida	1	Descida
P1IE	Habilita geração de Requisição de Interrupção (IRQ)	0	Desabilitada	1	Habilitada
P1IFG*	Flag de Interrupção (indica evento de interrupção)	0	0 Não há evento 1 Há event		Há evento
P1SEL	Seleção de função digital alternativa do pino.	Ver tabela datasheet.			
P1SEL2	Seleção de função digital alternativa do pino.		Ver tabela da	tas	sheet.
* As Flags	de Interrupção devem ser limpas antes de habilitar a	int	errupção da(s) e	ntra	ada(s).

BCS (Basic Clock System)

BCSCTL1, Basic Clock System Control Register 1

XT2OFF	XTS(1)(2)	DIV	DIVAx			RSELx		
rw-(1)	rw-(0)	rw-(0)	rw-(0)	rw-0	rw-1	rw-1	rw-1	
XT2OFF	XT2 off		0 XT2 is	on				
XTS	LFXT1 m	ode select	0 Low-frequency mode 1 High-frequency r			cy mode		
DIVAx	Divider for ACLK	00	/1	10	/4			
DIVAX L	Divider id	JI ACLK	01	/2	11	/8		
RSELx	Range se	elect						

BCSCTL2, Basic Clock System Control Register 2

7	6	5	4	3		2	1	0
SEL	_Mx	DIVMx		SELS		יום	DCOR ⁽¹⁾⁽²⁾	
rw-0	rw-0	rw-0	rw-0	rw-0		rw-0	rw-0	rw-0
SELMx	Select MO	CLK source	00		10	present on-chip.		
DIVMx	Divider fo	or MCLK		00 01	/1 /2		10 11	/4 /8
SELS	Select SN	ACLK source	0	DCOCLK	1		CLK or VL0 cillator not	OCLK when present
DIVSx	Divider fo	or SMCLK		00 01	/1 /2		10 11	/4 /8
DCOR	DCO resi	stor select	0	Internal resisto	r	1 Ext	ernal resisto	or

DCOCTL, DCO Control Register

DCOx			MODx					
rw-0	rw-1	rw-1	rw-0	rw-0	rw-0	rw-0	rw-0	
DCOx	DCO	DCO frequency select.						
MODx	Modu	ulator selec	tion.					

BCSCTL3, Basic Clock System Control Register 3 7 6 5 4 3 2 1 0 XT2Sx LFXT1Sx XCAPx⁽¹⁾ XT2OF⁽²⁾ LFXT1OF⁽¹⁾

A. Esa	XT2Sx LFXT1Sx XCAPx		PX''	(1) XT2OF ⁽²⁾ LFXT1				
rw-0	rw-0	rw-0	rw-0	rw-0	rw-1	r0	r-(1)	
XT2Sx	XT2		00 0.4- to 1-MHz crystal or resonator			01 1- to 3-MHz crystal or resonator		
XT2Sx range select.		10 3- to 16-MHz crystal or resonator			11 Digital external 0.4- to 16- MHz clock source			
LFXT1Sx	Low-frequency clock select and			68-Hz on LFXT1	01 Re	01 Reserved		
LFXT1 rang select.		ange	10 VLOCLK			11 Digital external clock source		
	Oscillat		00 ~1	ρF	01 ~6	01 ~6 pF		
XCAPx		capacitor selection.		pF	11 ~1	11 ~12.5 pF		
XT2OF	XT2 osc fault	XT2 oscillator fault		ault n present	1 Faul	1 Fault condition preso		
LFXT10F	LFXT1 of	scillator	0 No fa	ault n present	1 Faul	It condition	present	

TIMER A

TAxCTL, Timer_A Control Register 15 14 13 12

Unused						TASSELx	
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
7	6	5	4	3	2	1	0
ID	x	М	ICx .	Unused TACLR		TAIE	TAIFG
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
TASSELx Timer A clock source select		00 TACLK		01 ACLK			
IAGGELA	I IIIIICI_A	Timer_A clock source select			10 SMCLK		
ио	Madaaaa	41		00 Stop mode		01 Up mode	
MCx	Mode con	troi		10 Cont. mode		11 Up/down	
in.					00 /1		
IDx	Input divid	aer		10 /4		11 /8	
TACLR	Timer_A c	lear (Limpa	bits IDx)	TAIFG	Timer_A	interrupt flag	
TAIE	Timer_A i	nterrupt ena	ble				

TAxCCTLx, Capture/Compare Control Register

15	14	13	12	11	10	9	8
С	Mx	CC	ISx	SCS	SCCI	Unused	CAP
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	r0	rw-(0)
7	6	5	4	3	2	1	0
	OUTMODx		CCIE	CCI	OUT	cov	CCIFG
rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	rw-(0)	rw-(0)	rw-(0)

OM:	0	00 Sem Captura	01 Cap. borda sub.				
CMx	Capture mode	10 Cap. borda desc.	11 Cap. bordas sub/desc				
CCISx	Cap./Comp. input select	00 CCIxA	01 CCIxB				
CCIOX	Cap./Comp. input select	10 GND	11 VCC				
		000 OUT bit value	001 Set				
OUTMODx	Output Mode	010 Toggle/reset	011 Set/reset				
OUTWODX		100 Toggle	101 Reset				
		110 Toggle/set	111 Reset/set				
SCS	Synchronize capture source						
SCCI	Synchronized capture/compa	are input					
CAP	Capture mode: 0 Compare n	node / 1 Capture mode					
CCIE	Capture/compare interrupt e	nable					
CCI	Capture/compare input						
OUT	Output: 0 Output low / 1 O	Output: 0 Output low / 1 Output high					
COV	Capture overflow	•					
CCIFG	Capture/compare interrupt fla	Capture/compare interrupt flag					

TAXCCR0 – Registrador de Captura/Comparação do Mod. 0.

TAxCCR1 – Registrador de Captura/Comparação do Mod. 1.

TAxCCR2 – Registrador de Captura/Comparação do Mod. 2.

 $TAxCCRx = (tempo*(F_{CLK}/F_{DIV})) - 1.$

PIN NAME			CONTROL BITS AND SIGNALS (1)				
(P2.x)	x	FUNCTION	P2DIR.x	P2SEL.6 P2SEL.7	P2SEL2.		
XIN		XIN	0	1 1	0		
P2.6	6	P2.x (I/O)	I: 0; O: 1	0 X	0 0		
TA0.1	6	Timer0_A3.TA1	1	1 0	0 0		
Pin Osc		Capacitive sensing	x	0 X	1 X		
XOUT/		XOUT	1	1	0		
P2.7/	7	P2.x (I/O)	I: 0; O: 1	0 X	0		
Pin Osc		Capacitive sensing	х	0 X	1 X		

DVCC 20 DVSS P1.0/TA0CLK/ACLK/A0/CA0 T 2 19 T XIN/P2.6/TA0.1 18 XOUT/P2.7 P1.1/TA0.0/UCA0RXD/UCA0SOMI/A1/CA1 II P1.2/TA0.1/UCA0TXD/UCA0SIMO/A2/CA2 I 17 TEST/SBWTCK N20 P1.3/ADC10CLK/CAOUT/VREF-/VEREF-/A3/CA3 1 5 16 RST/NMI/SBWTDIO PW20 (TOP VIEW) P1.4/SMCLK/UCB0STE/UCA0CLK/VREF+/VEREF+/A4/CA4/TCK 15 P1.7/CAOUT/UCB0SIMO/UCB0SDA/A7/CA7/TD0/TDI P1.5/TA0.0/UCB0CLK/UCA0STE/A5/CA5/TMS T 14 P1.6/TA0.1/UCB0SOMI/UCB0SCL/A6/CA6/TDI/TCLK 13 P2.5/TA1.2 P2.0/TA1.0 **II** 12 P2.4/TA1.2 P2.1/TA1.1 **II** P2.2/TA1.1 **1** 10 11 P2.3/TA1.0