Data Acquisition System using an FSMD Circuit

Daniel Josué Rodríguez Agraz

Communications and Electronics Enginnering, Unniversidad de Guadalajara

Abstract—This document outlines the design and verification process of a data acquisition system (DAQ) using SystemVerilog. The DAQ system incorporates an Analog-to-Digital Converter (ADC), a 32x256 memory unit for data storage, an 8-bit address counter to manage memory write operations, and a state machine to orchestrate the interaction between these modules. The design and verification were conducted using the SystemVerilog hardware description language, with simulation and compilation performed in Questasim software. The design implementation follows a state machine approach. Additionally, a test bench was developed to verify each instance and the overall design, demonstrating the successful implementation of the circuit.

This document focuses on the design and application of state machines and their significance in the digital design industry, where they are a critical tool for implementing control logic. State machines provide a structured way to describe the behavior of a system with a finite number of states and the transitions between them, ensuring efficient control of operational flow.

I. OBJECTIVES

- Use Verilog to design and simulate a data acquisition system.
- Implement a finite state machine for circuit design.
- Design a test bench for the circuit verification.

II. INTRODUCTION

A state machine is a logical system that progresses through a sequence of states defined by internal logic and external inputs.[1] Sequential systems typically consist of inputs, outputs, and internal states. Two primary models are used to classify sequential circuits: the Mealy model and the Moore model.[2]

Mealy Model: In a Mealy state machine, the outputs depend on both the current state and the current inputs. This model often results in faster response times, as changes in inputs can immediately affect the outputs without waiting for a state transition.[2]

Moore Model: In a Moore state machine, the outputs depend solely on the current state and not directly on the inputs. As a result, the outputs only change on state transitions, which makes the design simpler and more predictable, though potentially slower to respond to input changes.[2]

The Figure 1 shows a diagram of the Data Acquisition System (SAD) module that will be implemented. The design of the Sample/Hold module and the ADC will be omitted, as they are outside the scope of this project. The state machine will control the storage of the data coming from the ADC module. Every time the ADC completes a conversion, the finite state machine (FSM) will enable the memory for the result to be stored, then increment the counter to set the next address for the subsequent data.




Fig. 1

In this project, a Mealy state machine is implemented to ensure proper data flow from the ADC to the memory. A crucial aspect of state machines is the state diagram, which illustrates state transitions based on inputs. As shown in Figure 2, the next state is determined by the current state and the inputs, which act as conditionals to control transitions between states. For instance, in the transition from the sixth state to the seventh state, the value of the FAC input plays a critical role.

III. METHODOLOGY

For the design we will implement a Questasim project and will use systemVerilog language to achieve the design and verification.

The first step involves implementing a memory module and a counter. In Verilog, a memory module can be created by defining a table of registers with the desired specifications. In this case, we will design a 32256 - bit memory.

The memory operation is controlled by an enable input. When this input is set high, the system can perform either a write or read operation based on the state of the WR input. When the WR input is low, reading is enabled, and the output will reflect the data stored at the address specified by the input address. Conversely, when the WR input is high, the data present at the $data_in$ input will be stored in the specified memory address.

To manage the memory and prevent overflow, as well as to generate a signal indicating to the state machine when the memory is full, a counter will be implemented. This counter will sequentially point to the corresponding address in the

STATES |ACK|W|CS| SC | CC|RC | WFC| |ACK|MEM |ADC|COUNT|WAIT|




Fig. 2: State diagram for a FSM Data acquisition system.

memory and will increment after each write operation. Once the counter reaches its maximum value, an overflow flag will be activated to inform the state machine that the memory is full.

The data to be stored in the memory will come from an ADC module, the design of which is outside the scope of this project and will be omitted. Its corresponding signals will be emulated in the test bench.

With these modules tested and operational, the next step is to design the state machine. For this, we will use the state diagram shown in Figure 2. This diagram contains seven states divided into three stages.

The first stage is initialization. After a reset, all outputs will be set to zero. Once the circuit receives a pulse on the *init* signal, it will initialize the entire system.

First, the counter will be set to zero to avoid starting from a different address. Then, the start conversion signal will send a pulse to the ADC to begin sampling. While the ADC is busy, the state machine will be in standby mode. Once the ADC finishes the conversion, it will set the end-of-conversion (EOC) flag high, which will initiate the storage stage.

In this stage, the memory will be enabled and set to write using the en and WR outputs. After saving the data, the counter will increment and point to the next memory address. This process will continue until the memory is full, at which point the full address flag will be set. Finally, the system will set the ack high and will be waiting for the init signal to start

again.

IV. RESULTS

The FIgure 3 shows the states after a reset. It can be noticed that after a reset we send an initialization pulse. When the rising edge of the init enters, the counter reset output is set to high to restart the counter, which can be observed because just after that it is set to zero. After resetting the counter, we send the signal to the ADC to start the conversion, which lasts 11 cycles; during that time, we can se the waiting flag is set high, this signal was added to have a stand by state, which makes the design of the state machine easier. Once we receive the end of conversion pulse, the memory is enabled and the data is written, which can be seen in the data in signal, then the counter is incremented and the start conversion signal is set high for a new conversio, which can be seen in the Figure 4.




Fig. 3




Fig. 4: Second and third readings.

In the Figure 5 is shown how the memory starts gradually filling after the writing is enabled.




Fig. 5




Fig. 6

In the Figure 7 once the counter is full, the ack signal is set to high, and doesnt change until a reset signal or an init sinal activate it.




Fig. 7

For the test bench a loop was used to go over every memory address, so by the end of the verification we can make sure the memory is filling up adequately. The data being saved is the subtraction of ${}'hFFFFFFFF$ and the variable being used in the loop. The Figure \ref{figure} shows the state of the memory at the end of the verification.

/ADQ_SYS_TB/mem/mem	32'hffffff	32'hxxxxxxxx 32'hffffff0\32\hffffff00 32'	· → [230]	32'hffffff19	32'hfffff19
~ [255]	32'hffffff00	32 hfffff00	· ~ [229]	32'hffffff1a	32'hffffff1a
~ [254]	32'hffffff01	32'hffffff01	· ~ [228]	32'hffffff1b	32'hffffff1b
♦ [253]	32'hffffff02	32'hffffff02	-∲ [227]	32'hffffff1c	32'hfffff1c
→ [252]		32'hffffff03	-∲ [226]	32'hffffff1d	32'hfffff1d
→ [251]	32'hffffff04	32'hffffff04	-∲ [225]	32'hffffff1e	32'hfffff1e
♦ [250]		32'hfffff65	· * [224]	32'hffffff1f	32'hffffff1f
 • [249]	32'hffffff06	32'hfffff66	-♦ [223]	32'hffffff20	32'hffffff20
→ [248]		32'hfffff07	· > [222]	32'hffffff21	32'hfffff21
→ [247]		32'hfffff08	· > [221]	32'hffffff22	32'hffffff22
√ [246]		32'hfffff09	· ~ [220]	32'hffffff23	32'hffffff23
		32'hfffff0a	-∲ [219]	32'hffffff24	32'hfffff24
		32'hfffff0b	· ~ [218]	32'hffffff25	32'hffffff25
• [243]		32'hfffff0c	· ~ [217]	32'hffffff26	32'hfffff26
√ [242]		32'hfffffod	→ [216]	32'hffffff27	32'hfffff27
√ [241]		32'hfffff0e	-∲ [215]		32'hffffff28
√ [240]		32'hfffffof	· * [214]		32'hffffff29
			· * [213]		32'hffffff2a
→ [239]		32'hfffff10	· * [212]		32'hffffff2b
→ [238]		32'hfffff11	· > [211]		32'hfffff2c
([237]		_32'hfffff12	-∲ [210]		32'hffffff2d
* [236]		_32'hfffff13	· * [209]		32'hffffff2e
* [235]		32'hfffff14	· * [208]		32'hffffff2f
→ [234]		_32'hffffff15	· * [207]		32'hffffff30
⋄ [233]		_32'hffffff16	· > [206]		32'hffffff31
♦ [232]	32'hffffff17	32'hffffff17	· * [205]	32'hffffff32	32'hffffff32
♦ [231]		32'hffffff18	<u> </u>	22 L####22	2317 666623
<u>^ racal</u> Now	390000 ps	2311-1111111		ŀ	Fig. 9
	729862 ps	71600000 ps 71800 71729862 r			

Fig. 8

- [204]	32'hffffff33	32'hffffff33	→ [178]	32'hffffff4d	32'hffffff4d
- [203]	32'hffffff34	32'hffffff34	→ [177]	32'hffffff4e	32'hffffff4e
- [202]	32'hffffff35	32'hffffff35	∜ [176]	32'hffffff4f	32'hffffff4f
-∲ [201]	32'hffffff36	32'hffffff36	♦ [175]	32'hffffff50	_32'hfffff50
- [200]	32'hffffff37	32'hffffff37	⋄ [174]	32'hffffff51	_32'hfffff51
-/> [199]	32'hffffff38	32'hffffff38	→ [173]	32'hffffff52	32'hfffff52
-∲ [198]	32'hffffff39	32'hffffff39	→ [172]	32'hffffff53	_32'hfffff53
- [197]	32'hffffff3a	32'hffffff3a	→ [171]	32'hffffff54	_32'hffffff54
- [196]	32'hffffff3b	32'hffffff3b	→ [170]	32'hffffff55	32'hffffff55
-∲ [195]	32'hffffff3c	32'hffffff3c	⋄ [169]	32'hffffff56	32'hfffff56
-∲ [194]	32'hffffff3d	32'hffffff3d	⋄ [168]	32'hffffff57	32'hfffff57
-∲ [193]	32'hffffff3e	32'hffffff3e	⋄ [167]		_32'hfffff58
→ [192]	32'hffffff3f	32'hffffff3f	→ [166]		32'hfffff59
-∲ [191]	32'hffffff40	32'hffffff40	♦ [165]		_32'hffffff5a
-∲ [190]	32'hffffff41	32'hffffff41	* [164]		_32'hffffff5b
-∲ [189]	32'hffffff42	32'hffffff42	♦ [163]		_32'hffffff5c
-♦ [188]	32'hffffff43	32'hffffff43	→ [162]		_32'hfffff5d
-∲ [187]	32'hffffff44	32'hffffff44	♦ [161]		_32'hfffff5e
-→ [186]	32'hffffff45	32'hffffff45	→ [160]		32'hfffff5f
-→ [185]	32'hffffff46	32'hffffff46	↑ [159]		32'hfffff60
- / [184]	32'hffffff47	32'hffffff47	→ [158]		32'hfffff61
-∲ [183]	32'hffffff48	_32'hffffff48	↑ [157]		32'hfffff62
-→ [182]	32'hffffff49	32'hffffff49	↑ [156]		32'hfffff63
- / [181]	32'hffffff4a	32'hffffff4a	↑ [155]		32'hfffff64
- → [180]	32'hffffff4b		↑ [154]		32'hfffff65
- * [179]	32'hffffff4c		↑ [153]	32 NIIIII100	32'hfffff66
1 [170]		231Peecege 4 1		390000 ps	

Fig. 10 Fig. 11

4	[152]	32'hffffff67	32'hfffff67	- [126]	32'hffffff81	32'hfffff81
4	[151]	32'hffffff68	32'hfffff68	→ [125]	32'hffffff82	32'hfffff82
4	[150]	32'hffffff69	32'hfffff69	-∲ [124]	32'hffffff83	32'hfffff83
4	[149]	32'hffffff6a	32'hfffff6a	→ [123]	32'hffffff84	32'hfffff84
4	[148]	32'hffffff6b	32'hfffff6b	→ [122]	32'hffffff85	32'hfffff85
4	[147]	32'hffffff6c	32'hfffff6c	→ [121]	32'hffffff86	32'hfffff86
4	[146]	32'hffffff6d	32'hfffff6d	→ [120]	32'hffffff87	32'hfffff87
4	[145]	32'hffffff6e	32'hfffff6e	- [119]	32'hffffff88	32'hfffff88
4	[144]	32'hffffff6f	32'hfffff6f	~ [118]	32'hffffff89	32'hfffff89
4	[143]	32'hffffff70	32'hfffff70	- [117]	32'hffffff8a	32'hfffff8a
4	[142]	32'hffffff71	32'hfffff71	→ [116]	32'hffffff8b	32'hfffff8b
4	[141]	32'hffffff72	32'hfffff72	→ [115]	32'hffffff8c	32'hfffff8c
4	[140]	32'hffffff73	32'hfffff73	→ [114]	32'hffffff8d	32'hfffff8d
4	[139]	32'hffffff74	32'hfffff74	~ [113]	32'hffffff8e	32'hffffff8e
4	[138]	32'hffffff75	32'hfffff75	→ [112]	32'hffffff8f	32'hfffff8f
4	[137]	32'hffffff76	32'hfffff76	→ [111]	32'hffffff90	32'hfffff90
4	[136]	32'hffffff77	32'hfffff77	→ [110]	32'hffffff91	32'hfffff91
4	[135]	32'hffffff78	32'hfffff78	- [109]	32'hffffff92	32'hfffff92
4	[134]	32'hffffff79	32'hfffff79	- [108]	32'hffffff93	32'hffffff93
4	[133]	32'hffffff7a	32'hfffff7a	→ [107]	32'hffffff94	32'hfffff94
4	[132]	32'hffffff7b	32'hfffff7b	→ [106]	32'hffffff95	32'hffffff95
4	[131]	32'hffffff7c	32'hfffff7c	→ [105]	32'hffffff96	32'hfffff96
4	[130]	32'hffffff7d	32'hfffff7d	→ [104]	32'hffffff97	32'hfffff97
4	[129]	32'hffffff7e	32'hfffff7e	→ [103]	32'hffffff98	32'hfffff98
4	[128]	32'hffffff7f	32'hffffff7f	→ [102]	32'hffffff99	32'hfffff99
4	[127]	32'hffffff80	32'hfffff80	→ [101]	32'hffffff9a	32'hffffff9a

Fig. 12

1 [100]	32'hffffff9b	32'hfffff9b	-∲ [74]	32'hfffffb5	_32'hfffffb5
- [99]	32'hffffff9c	32'hfffff9c	→ [73]	32'hfffffb6	_32'hfffffb6
- [98]	32'hffffff9d	32'hffffff9d	→ [72]	32'hffffffb7	_32'hfffffb7
- [97]	32'hffffff9e	32'hfffff9e	→ [71]	32'hfffffb8	_32'hfffffb8
-♦ [96]	32'hffffff9f	32'hfffff9f	-∲ [70]	32'hffffffb9	32'hfffffb9
- [95]	32'hffffffa0	32'hfffffa0	→ [69]	32'hffffffba	32'hfffffba
→ [94]	32'hffffffa1	32'hfffffa1	-→ [68]	32'hfffffbb	_32'hfffffbb
→ [93]	32'hffffffa2	32'hfffffa2	· * [67]	32'hffffffbc	_32'hfffffbc
→ [92]	32'hffffffa3	32'hfffffa3			32'hfffffbd
- [91]	32'hffffffa4	32'hfffffa4	→ [65]	32'hffffffbe	32'hfffffbe
- [90]	32'hffffffa5	32'hffffffa5	→ [64]	32'hffffffbf	32'hfffffbf
· * [89]	32'hffffffa6	32'hfffffa6		32'hffffffc0	32'hfffffc0
· * [88]		32'hfffffa7			32'hfffffc1
· > [87]		32'hfffffa8			_32'hfffffc2
· * [86]		32'hfffffa9			_32'hfffffc3
· > [85]		32'hfffffaa		32'hffffffc4	_32'hffffffc4
· * [84]		32'hfffffab		32'hffffffc5	_32'hffffffc5
· [83]		32'hfffffac			_32'hffffffc6
· [82]		32'hfffffad			_32'hffffffc7
√ [81]		32'hfffffae			_32'hffffffc8
→ [80]		32'hfffffaf		32'hffffffc9	_32'hffffffc9
→ [79]		32'hfffffb0		32'hffffffca	_32'hfffffca
· > [79] · > [78]		32'hfffffb1			_32'hfffffcb
·		32'hfffffb2			32'hfffffcc
					32'hfffffcd
→ [76]		32'hfffffb3	→ [49]	32'hffffffce	_32'hffffffce
- 👉 [75]	32'hfffffb4	32'hfffffb4		_	

Fig. 14

Fig. 15

* [48]	32'hffffffcf	32'hffffffcf
♦ [47]	32'hfffffd0	32'hfffffd0
♦ [46]	32'hffffffd1	32'hfffffd1
♦ [45]	32'hfffffd2	32'hfffffd2
→ [44]	32'hfffffd3	32'hfffffd3
♦ [43]	32'hffffffd4	32'hfffffd4
4 [42]	32'hfffffd5	32'hfffffd5
→ [41]	32'hfffffd6	32'hfffffd6
→ [40]	32'hffffffd7	32'hfffffd7
→ [39]	32'hfffffd8	32'hfffffd8
→ [38]	32'hffffffd9	32'hfffffd9
→ [37]	32'hffffffda	32'hfffffda
* [36]	32'hfffffdb	32'hfffffdb
	32'hfffffdc	32'hfffffdc
♦ [34]	32'hfffffdd	32'hfffffdd
♦ [33]	32'hffffffde	32'hfffffde
♦ [32]	32'hffffffdf	32'hfffffdf
	32'hffffffe0	32'hfffffe0
	32'hffffffe1	32'hfffffe1
♦ [29]	32'hffffffe2	32'hfffffe2
√ [28]	32'hffffffe3	32'hfffffe3
√ [27]	32'hffffffe4	32'hfffffe4
√ [26]	32'hffffffe5	32'hfffffe5
√ [25]√ [25]	32'hfffffe6	32'hfffffe6
√ [23]√ [24]	32'hffffffe7	32'hfffffe7
√ [24]√ [23]	32'hffffffe8	32'hfffffe8
7 [23]	32 IIIIIII111111111111111111111111111111	5Z1IIIIIIIe8

Fig. 16

· ~ [22]	32'hffffffe9	32'hfffffe9
∜ [21]	32'hffffffea	32'hfffffea
-∲ [20]	32'hffffffeb	32'hfffffeb
♦ [19]	32'hffffffec	32'hfffffec
-♦ [18]	32'hffffffed	32'hffffffed
♦ [17]	32'hffffffee	32'hfffffee
-♦ [16]	32'hffffffef	32'hfffffef
-♦ [15]	32'hfffffff0	32'hffffff0
· > [14]	32'hfffffff1	32'hffffff1
-♦ [13]	32'hfffffff2	32'hffffff2
· → [12]	32'hfffffff3	32'hffffff3
→ [11]	32'hfffffff4	32'hffffff4
-♦ [10]	32'hfffffff5	32'hffffff5
-→ [9]	32'hfffffff6	32'hffffff6
· ~ [8]	32'hfffffff7	32'hffffff7
-∲ [7]	32'hfffffff8	32'hffffff8
- - [6]	32'hfffffff9	32'hffffff9
-∲ [5]	32'hfffffffa	32'hffffffa
· → [4]	32'hffffffb	32'hffffffb
-→ [3]	32'hfffffffc	32'hffffffc
- - [2]	32'hfffffffd	32'hffffffd
→ [1]	32'hfffffffe	32'hffffffe
· → [0]	32'hffffffff	32'hfffffff

Fig. 17

V. CONCLUSIONS

Through this project, we successfully designed and implemented a data acquisition system using the SystemVerilog hardware description language. The design leveraged a state machine to control the data flow from an ADC circuit to a memory unit, where the ADC results were stored. Once the memory was full, an acknowledge signal was activated, prompting the system to wait for a reset before restarting. The project also included the successful design and verification of an 8-bit counter and a 32x256 memory.

The state machine, crucial to managing the overall system flow, was implemented and tested alongside the memory and counter modules. In the test bench, these three modules were interconnected and thoroughly verified through simulations using Questasim, ensuring correct operation under various conditions.

This approach, coupled with the implementation of a comprehensive testbench, demonstrated the effectiveness and reliability of the design.

REFERENCES

- [1] T. L. Floyd, Fundamentos de Sistemas Digitales, 9th ed.
- [2] M. M. Mano, *Digital design*, 3rd ed. Upper Saddle River, NJ: Prentice-Hall, 2002.