




```
E rented.)
                                                                                                                                                                                            TEOJ
       A 2007
                                                                                                                                                                                  YE73
            8'67
                                                A1-195 (4)
   d) Casex ({1,5,63) {
                                                                      18x: H = F&6;
                                                                 xx 1 : 4= F16;
                                                                    Detault: 4= 1885
2) reglaced A;
                              regta:012;
                             reger of A-accom;
                       Fed Barity (16) Poly (16) 
                               pedia Villa: 1.PJ
                                                            begin
Anarom : Anarom : 1'bl
end
eise begin
Anarom : Anarom : 5'bo
fina
               15 ((A - ALCOM == 3 60) (1 (A - ALCOM 4/6 2 == 01)
                    begin parity = 1 bl
                  end eight beging the partity & the
               end
```




4)

Synopsys Erros:





Synopsys output after errors fixed:



```
Problem:
Line 21: erg signal;
(Syntax Error)
Fix:
Replace with: reg signal;
Problem:
Line 37: always @(current_state or start or done_flag)
(Sensitivity list incomplete)
Fix:
Replace with: always @(current_state or start or done_flag or match_address)
Problem:
Lines 40-52:
 s0:
   begin
   if (start)
     begin
     location = 9'd0;
     next_state = s1;
       end
   else
     begin
       inc_flag = 0;
        next_state = s0;
       end
(Incorrect logic of state machine)
Fix:
Replace with:
 s0:
   begin
```

```
if (start)
     begin
     next_state = s1;
       end
   else
     begin
       location = 9'd0;
       inc_flag = 0;
       next_state = s0;
       end
Problem:
Lines 54-65
 s1:
   begin
   if (done_flag)
     begin
       location = match_address;
        next_state = s0;
       end
   else
     begin
     inc_flag = 1;
     next_state = s1;
       end
(Incorrect state machine logic)
Fix:
Replace with:
 s1:
   begin
   location = match_address;
   inc_flag = 1;
   if (done_flag)
     begin
        next_state = s0;
       end
   else
     begin
```

```
next_state = s1;
        end
Problem:
Lines 71-75:
always@(posedge clock)
 outcell = location ^ (location << 1);
always@(posedge clock)
 outcell = location ^ (location >> 1);
(driven by more than 1 source)
Fix:
always@(posedge clock)
 outcell = location ^ (location >> 1);
Final Verilog Code:
// Verilog file for the fsm for the pattern matching engine
module fsm (clock, reset, start, done_flag, match_address, inc_flag, location,
outcell);
input clock;
                    // 100 Mhz clock
                  // resets the fsm
input reset;
input start;
                     // starts the search
input [8:0] match_address; // address for the pattern match
input done_flag;
                      // signal from compare module saying it has finished
                      // its search
output inc_flag;
                     // used to increment the address location
output [8:0] location; // location output for pattern match
output [8:0] outcell; // A hash on location
reg [8:0] location, outcell;
reg current_state, next_state;
reg inc_flag;
```

```
reg signal;
parameter
 s0 = 0,
 s1 = 1;
always @(posedge clock or negedge reset)
 begin
 if (!reset)
   current_state = s0;
 else
   begin
   current_state = next_state;
   end
 end
always @(current_state or start or done_flag or match_address)
  begin
 case (current_state)
 s0:
   begin
   if (start)
     begin
     next_state = s1;
       end
   else
     begin
       location = 9'd0;
       inc_flag = 0;
       next_state = s0;
       end
   end
 s1:
   begin
   location = match_address;
   inc_flag = 1;
   if (done_flag)
     begin
        next_state = s0;
       end
   else
     begin
```

```
next_state = s1;
    end
end
end
end

endcase
end

always@(posedge clock)
  outcell = location ^ (location << 1);

always@(done_flag)
  signal = done_flag & (^location[4:2]);
endmodule</pre>
```