

RWTH Aachen University  
Department of Computer Science

# Design and Performance Engineering of GPU-Accelerated Tensor Network Algorithms for Large-Scale Scientific Simulations

Master Thesis

submitted by

**Daniel Sinkin**

Matriculation Number: 367316

**First Examiner:** Prof. Dr. TODO  
**Second Examiner:** Prof. Dr. TODO  
**Advisors:** Dr. Edoardo Di Napoli  
**External Institution:** Jülich Supercomputing Centre (JSC)  
Forschungszentrum Jülich

Aachen, February 17, 2026



# Abstract

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetur id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.



# Acknowledgements

TODO



# Contents

<b>Abstract</b>	<b>iii</b>
<b>Acknowledgements</b>	<b>v</b>
<b>List of Figures</b>	<b>ix</b>
<b>List of Tables</b>	<b>xi</b>
<b>Listings</b>	<b>xiii</b>
<b>List of Symbols</b>	<b>xv</b>
<b>List of Abbreviations</b>	<b>xvii</b>
<b>1. Introduction</b>	<b>1</b>
1.1. Motivation . . . . .	1
1.2. Problem Statement . . . . .	1
1.3. Contributions . . . . .	1
1.4. Outline . . . . .	1
<b>2. Background</b>	<b>3</b>
2.1. Tensor Networks . . . . .	3
2.1.1. Tensor Notation and Diagrams . . . . .	3
2.1.2. Tensor Contraction . . . . .	3
2.1.3. Tensor Network Structures . . . . .	3
2.2. GPU Architecture . . . . .	3
2.2.1. Streaming Multiprocessor and Warp Execution . . . . .	3
2.2.2. Memory Hierarchy . . . . .	3
2.2.3. NVIDIA A100 Ampere Architecture . . . . .	3
2.3. CUDA Programming Model . . . . .	3
2.3.1. Thread Hierarchy and Kernel Launch . . . . .	3
2.3.2. Shared Memory and Synchronisation . . . . .	3
2.3.3. Memory Coalescing and Bank Conflicts . . . . .	3
2.3.4. Performance Profiling with Nsight Compute . . . . .	3
2.4. Related Work . . . . .	3
2.4.1. cuBLAS and cuTENSOR . . . . .	3
2.4.2. ChASE Eigensolver . . . . .	3
2.4.3. Existing GPU Tensor Network Implementations . . . . .	3
<b>3. Design and Methodology</b>	<b>5</b>
3.1. Target Kernels . . . . .	5
3.2. Algorithmic Approach . . . . .	5
3.3. Data Layout and Memory Strategy . . . . .	5

3.4. Baseline Selection . . . . .	5
<b>4. Implementation</b>	<b>7</b>
4.1. Kernel Design . . . . .	7
4.2. Shared Memory Tiling . . . . .	7
4.3. Occupancy and Launch Configuration . . . . .	7
4.4. Integration and Build System . . . . .	7
<b>5. Results</b>	<b>9</b>
5.1. Experimental Setup . . . . .	9
5.2. Single-GPU Performance . . . . .	9
5.3. Profiling Analysis . . . . .	9
5.4. Comparison with cuBLAS and cuTENSOR . . . . .	9
5.5. Scaling Behaviour . . . . .	9
5.6. Discussion . . . . .	9
<b>6. Conclusion</b>	<b>11</b>
6.1. Summary . . . . .	11
6.2. Limitations . . . . .	11
6.3. Future Work . . . . .	11
<b>Bibliography</b>	<b>13</b>
<b>A. Supplementary Benchmarks</b>	<b>15</b>
<b>Declaration of Authorship</b>	<b>17</b>



# List of Figures



# List of Tables



# Listings



# List of Symbols

$\mathcal{T}$	Tensor
$\mathbf{A}, \mathbf{B}$	Matrices
$\vec{v}$	Vector
$\chi$	Bond dimension
$d$	Local (physical) dimension
$N$	Matrix/problem size
$\mathcal{O}(\cdot)$	Asymptotic upper bound





# List of Abbreviations

BLAS	Basic Linear Algebra Subprograms
DFT	Density Functional Theory
GEMM	General Matrix Multiply
GPU	Graphics Processing Unit
HBM	High Bandwidth Memory
HPC	High Performance Computing
MPI	Message Passing Interface
MPS	Matrix Product State (tensor networks)
MPS	Multi-Process Service (Nvida CUDA)
SM	Streaming Multiprocessor
TN	Tensor Network



# **1. Introduction**

## **1.1. Motivation**

## **1.2. Problem Statement**

## **1.3. Contributions**

## **1.4. Outline**

Chapter 2 introduces ...Chapter 3 presents ...Chapter 4 details ...Chapter 5 evaluates ...Chapter 6 summarises ...



## **2. Background**

### **2.1. Tensor Networks**

#### **2.1.1. Tensor Notation and Diagrams**

#### **2.1.2. Tensor Contraction**

#### **2.1.3. Tensor Network Structures**

### **2.2. GPU Architecture**

#### **2.2.1. Streaming Multiprocessor and Warp Execution**

#### **2.2.2. Memory Hierarchy**

#### **2.2.3. NVIDIA A100 Ampere Architecture**

### **2.3. CUDA Programming Model**

#### **2.3.1. Thread Hierarchy and Kernel Launch**

#### **2.3.2. Shared Memory and Synchronisation**

#### **2.3.3. Memory Coalescing and Bank Conflicts**

#### **2.3.4. Performance Profiling with Nsight Compute**

### **2.4. Related Work**

#### **2.4.1. cuBLAS and cuTENSOR**

#### **2.4.2. ChASE Eigensolver**

#### **2.4.3. Existing GPU Tensor Network Implementations**



## **3. Design and Methodology**

### **3.1. Target Kernels**

### **3.2. Algorithmic Approach**

### **3.3. Data Layout and Memory Strategy**

### **3.4. Baseline Selection**





## **4. Implementation**

### **4.1. Kernel Design**

### **4.2. Shared Memory Tiling**

### **4.3. Occupancy and Launch Configuration**

### **4.4. Integration and Build System**



## **5. Results**

### **5.1. Experimental Setup**

### **5.2. Single-GPU Performance**

### **5.3. Profiling Analysis**

### **5.4. Comparison with cuBLAS and cuTENSOR**

### **5.5. Scaling Behaviour**

### **5.6. Discussion**



## **6. Conclusion**

### **6.1. Summary**

### **6.2. Limitations**

### **6.3. Future Work**



# Bibliography

- [NVI20] NVIDIA Corporation. *NVIDIA A100 Tensor Core GPU Architecture*, 2020. Whitepaper v1.0.
- [NVI22] NVIDIA Corporation. *NVIDIA H100 Tensor Core GPU Architecture*, 2022. Whitepaper.
- [NVI24a] NVIDIA Corporation. cuBLAS library, 2024. <https://developer.nvidia.com/cublas>.
- [NVI24b] NVIDIA Corporation. *CUDA C++ Programming Guide*, 2024. <https://docs.nvidia.com/cuda/cuda-c-programming-guide/>.
- [NVI24c] NVIDIA Corporation. cuTENSOR: A high-performance tensor primitives library, 2024. <https://developer.nvidia.com/cutensor>.
- [NVI25] NVIDIA Corporation. cuBLASDx: Device side BLAS extensions, 2025. <https://docs.nvidia.com/cuda/cublasdx/>.
- [SSK17] Paul Springer, Tong Su, and Tamara G. Kolda. Tensor contractions with extended BLAS kernels on CPU and GPU. In *IEEE 24th International Conference on High Performance Computing (HiPC)*. IEEE, 2017. [https://research.nvidia.com/sites/default/files/pubs/2017-10\\_Tensor-Contractions-with/tensors\\_hipc.pdf](https://research.nvidia.com/sites/default/files/pubs/2017-10_Tensor-Contractions-with/tensors_hipc.pdf).
- [WDADN22] Xinzhe Wu, Davor Davidović, Sebastian Achilles, and Edoardo Di Napoli. ChASE: a distributed hybrid CPU-GPU eigensolver for large-scale hermitian eigenvalue problems. In *Proceedings of the Platform for Advanced Scientific Computing Conference (PASC '22)*, pages 1–12. ACM, 2022.
- [WDN23] Xinzhe Wu and Edoardo Di Napoli. Advancing the distributed multi-GPU ChASE library through algorithm optimization and NCCL library. In *Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis (SC-W '23)*, pages 1688–1696. ACM, 2023.
- [WSDN19] Jan Winkelmann, Paul Springer, and Edoardo Di Napoli. ChASE: Chebyshev accelerated subspace iteration eigensolver for sequences of Hermitian eigenvalue problems. *ACM Transactions on Mathematical Software*, 45(2):1–34, 2019.
- [Wu19] Xinzhe Wu. *Contribution to the Emergence of New Intelligent Parallel and Distributed Methods Using a Multi-level Programming Paradigm for Extreme Computing*. PhD thesis, University of Lille, 2019.





## A. Supplementary Benchmarks

TODO



# Declaration of Authorship

I hereby declare that I have created this work completely on my own and used no other sources or tools than the ones listed, and that I have marked any quotes accordingly.

Aachen, February 17, 2026

Daniel Sinkin