CHALMERS

Department of Computer Science and Engineering

2022-09-29

Lab 4

Total_system_MAC_gen_min_12_17

A total filter system with ADC and DAC using MAC_gen_min_12_17 FIR filter with 12 bits signal, 12 bits coefficients, 17 taps. A lowpass pass filter with a cutoff frequency of 12 kHz

Files

FIR tap.vhdl - component in the design (from lab 2)

MAC gen min full 12 17.vhdl - the total design including ADC and DAC

MAC gen min 12 17.vhdl - the filter design (from lab 4/MAC_gen_min_12_17)

convert data format - converts between signed and unsigned vectors (from lab 1)

sample clock – generats the sampling clock signal (from Common files)

SPI clock – sets the clock frequency for the SPI communication (from Common files)

SPI AD – reads data from the ADC using SPI interface (from Common files)

SPI DA – sends output data to the DAC (from Common files)

MAC_gen_min_12_17_package.vhdl-gives coefficients for the filter and input signals and expected results for the simulation (from packages)

system_frequencies_package.vhdl - sets the system frequency, the sample frequency and the SPI clock frequency (from



packages)