2022-09-29

DAT094 Introduction to Electronic System Design

Files in Lab4 MAC_loop_min_12_17

Lab 4

MAC loop min 12 17

A FIR filter using FOR...LOOP to create the design. 12 bits signal, 12 bits coefficients, 17 taps **Files**

MAC loop min 12 17. vhdl - the filter design MAC loop min 12 17.do-do file for the filter design MAC loop min 12 17 tb3.vhdl-test bench for the design MAC loop min 12 17 tb3 do – do file to run the test bench MAC loop min 12 17 package.vhdl - gives coefficients for the filter and input signals and expected results for the simulation (from packeges)

vec2str package.vhdl - converts STD LOGIC and STD LOGIC VECTOR to text for printing (from packages)

