Daniel Bishop

9/20/2015


HW 2

Decoder:

Results

Enabled	A0	A1	Out 0	Out 1	Out 2	Out 3	Expected	I		
0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	1	0	0	0
1	1	0	0	1	0	0	0	1	0	0
1	0	1	0	0	1	0	0	0	1	0
1	1	1	0	0	0	1	0	0	0	1

Waveform




Adder:

Results

Carry In	А	В	Sum	Carry Out	Expected	
0	0	0	0	0	0	0
0	1	0	1	0	1	0
0	0	1	1	0	1	0
0	1	1	0	1	0	1
1	0	0	1	0	1	0
1	1	0	0	1	0	1
1	0	1	0	1	0	1
1	1	1	1	1	1	1

Waveform



Multiplexer:

Results

Address 0	Address 1	In 0	In 1	In 2	In 3	Out	Expected
0	0	1	0	0	0	1	1
0	0	0	1	1	1	0	0
1	0	0	1	0	0	1	1
1	0	1	0	1	1	0	0
0	1	0	0	1	0	1	1
0	1	1	1	0	1	0	0
1	1	0	0	0	1	1	1
1	1	1	1	1	0	0	0

Waveform

