default:

☐ Timing

Clock	Target	Estimated	Uncertainty
ap_clk	10.00 ns	6.912 ns	2.70 ns

□ Latency

Latency	(cycles)	Latency (absolute)	Interval		
min	max	min	max	min	max	Туре
91	91	0.910 us	0.910 us	92	92	no

⊞ Detail

Utilization Estimates

─ Summary

Name	BRAM_18K	DSP	FF	LUT	URAM
DSP	-	-	-		_
Expression	-	-	0	78	_
FIFO	-	-	_	_	_
Instance	2	3	556	476	_
Memory	-	-	-		_
Multiplexer	-	-	-	45	_
Register	-	-	70		_
Total	2	3	626	599	0
Available	120	80	35200	17600	0
Utilization (%)	1	3	1	3	0

Pipeline:

□ Timing

⊡ Summary

			Uncertainty
ap_clk	10.00 ns	6.912 ns	2.70 ns

□ Latency

⊡ Summary

Latency	(cycles)	Latency (absolute)	Interval		
min	max	min	max	min	max	Туре
87	87	0.870 us	0.870 us	81	81	yes

□ Detail

- **Instance**
- **⊞** Loop

Utilization Estimates

Name	BRAM_1	8K	DSP	FF	LUT	URAM
DSP	-		-	-	-	-
Expression	-		-	0	1278	-
FIFO	-		-	-	-	-
Instance		2	3	362	233	-
Memory	-		-	-	-	-
Multiplexer	-		-	-	866	-
Register	-		-	1395	-	-
Total		2	3	1757	2377	0
Available	1	20	80	35200	17600	0
Utilization (%)		1	3	4	13	0

Dataflow:

□ Timing

⊡ Summary

			Uncertainty
ap_clk	10.00 ns	6.912 ns	2.70 ns

□ Latency

Latency	(cycles)	Latency (absolute)		Interval		
min	max	min	max	min	max	Туре
87	87	0.870 us	0.870 us	88	88	dataflow

□ Detail

- **⊕ Instance**
- **Loop**

Utilization Estimates

Name	BRAM_18K	DSP	FF	LUT	URAM
DSP	-	-	-	-	-
Expression	-	-	0	12	-
FIFO	-	-	297	204	-
Instance	2	3	730	698	-
Memory	-	-	-	-	-
Multiplexer	-	-	-	18	-
Register	-	-	2	-	-
Total	2	3	1029	932	0
Available	120	80	35200	17600	0
Utilization (%)	1	3	2	5	0

Loop unroll:

factor = 1

□ Timing □ Summary Clock Target Estimated Uncertainty ap_clk 10.00 ns 8.151 ns 2.70 ns □ Latency

Latency	(cycles)	Latency (absolute)	Interval		
min	max	min	max	min	max	Type
115	115	1.150 us	1.150 us	116	116	no

□ Detail

- **⊕** Instance
- **Loop**

Utilization Estimates

■ Summary

DDANA 10K	Den	EE	LUT	LIDANA
BKAIVI_18K	מאמ	FF	LUI	URAM
-	-	-	-	-
-	-	0	110	-
-	-	-	-	-
2	3	957	1330	-
-	-	-	-	-
-	-	-	45	-
-	-	135	-	-
2	3	1092	1485	0
120	80	35200	17600	0
1	3	3	8	0
	- - - 2 - - -	 - 2 3 120 80	0 0 2 3 957 135 2 3 1092 120 80 35200	0 110

factor = 2

□ Timing

□ Summary

			Uncertainty
ap_clk	10.00 ns	6.912 ns	2.70 ns

■ Latency

□ Summary

Laten	сy	(cycles)	Latency (absolute)		Interval		
min	ı	max	min	max	min	max	Туре
14	46	146	1.460 us	1.460 us	147	147	no

□ Detail

- **Instance**
- Loop

Jtilization Estimates

─ Summary

Name	BRAM_18K	DSP	FF	LUT	URAM
DSP	-	-	-	-	-
Expression	-	-	0	78	-
FIFO	-	-	-	-	-
Instance	2	3	1928	1638	-
Memory	-	-	-	-	-
Multiplexer	-	-	-	392	-
Register	-	-	94	-	-
Total	2	3	2022	2108	0
Available	120	80	35200	17600	0
Utilization (%)	1	3	5	11	0

ARRAY_PARTITION

□ Timing

⊡ Summary

Clock	Target	Estimated	Uncertainty
ap_clk	10.00 ns	6.912 ns	2.70 ns

□ Latency

⊡ Summary

Latency	(cycles)	Latency (absolute)		Interval		
min	max	min	max	min	max	Туре
20	20	0.200 us	0.200 us	21	21	no

□ Detail

- Instance
- **⊥** Loop

Utilization Estimates

Name	BRAM_18K	DSP	FF	LUT	URAM
DSP	-	-	-	-	-
Expression	-	-	0	78	-
FIFO	-	-	-	-	-
Instance	0	3	1312	1252	-
Memory	-	-	-	-	-
Multiplexer	-	-	-	45	-
Register	-	-	70	-	-
Total	0	3	1382	1375	0
Available	120	80	35200	17600	0
Utilization (%)	0	3	3	7	0

Array reshape:

☐ Timing

			Uncertainty
ap_clk	10.00 ns	6.912 ns	2.70 ns

□ Latency

□ Summary

Latency	(cycles)	Latency (absolute)		Interval		
min	max	min	max	min	max	Туре
91	91	0.910 us	0.910 us	92	92	no

□ Detail

- **Instance**
- **⊞** Loop

Utilization Estimates

Name	BRAM	18K	DSP	FF	LUT	URAM
DSP	_		-	_	-	_
Expression	-		-	0	78	_
FIFO	_		-	_	-	_
Instance		16	3	842	1555	-
Memory	-		-	-	-	-
Multiplexer	_		-	-	45	_
Register	-		-	70	-	-
Total		16	3	912	1678	0
Available		120	80	35200	17600	0
Utilization (%)		13	3	2	9	0

Array partition and pipelining:

□ Timing

			Uncertainty
ap_clk	10.00 ns	6.912 ns	2.70 ns

□ Latency

Latency	(cycles)	Latency (absolute)		Interval		
min	max	min	max	min	max	Туре
15	15	0.150 us	0.150 us	9	9	yes

□ Detail

- **Instance**
- **⊞** Loop

Utilization Estimates

— Summary

Name	BRAM_18K	DSP	FF	LUT	URAM
DSP	-	_	-		-
Expression	-	-	0	2458	-
FIFO	-	_	-		-
Instance	0	3	1002	838	-
Memory	-	_	-		-
Multiplexer	-	_		562	-
Register	-	_	1835		-
Total	0	3	2837	3858	0
Available	120	80	35200	17600	0
Utilization (%)	0	3	8	21	0

Array partition and dataflow

□ Timing

□ Summary

			Uncertainty
ap_clk	10.00 ns	6.912 ns	2.70 ns

□ Latency

□ Summary

Latency (cycles) l		Latency (absolute)	Interval (cycles)		
min	max	min	max	min	max	Туре
16	16	0.160 us	0.160 us	17	17	dataflow

□ Detail

- **■** Instance
- **⊞** Loop

Utilization Estimates

Name	BRAM_18	CDSP	FF	LUT	URAM
DSP	_	-	-	-	-
Expression	_	-	0	12	-
FIFO	_	-	297	204	-
Instance	(3	1487	1474	-
Memory	-	-	-		-
Multiplexer	_	-	-	18	-
Register	_	-	2	-	-
Total	(3	1786	1708	0
Available	120	08 (0	35200	17600	0
Utilization (%)	(3	5	9	0

Array Partition, pipeline and array reshape:

□ Timing

Clock	Target	Estimated	Uncertainty	
ap_clk	10.00 ns	6.912 ns	2.70 ns	

□ Latency

Summary

Latency (cycles)		Latency (absolute)	Interval		
min	max	min	max	min	max	Туре
8	8	80.000 ns	80.000 ns	2	2	yes

□ Detail

- **Instance**
- **⊞** Loop

Utilization Estimates

□ Summary

Name	BRAM_1	18K	DSP	FF	LUT	URAM
DSP	-		-	-	-	-
Expression	_		-	0	2682	-
FIFO	-		-	_		-
Instance		0	3	2928	5347	_
Memory	-		-	_		_
Multiplexer	_			-	46	-
Register	_			2215	32	-
Total		0	3	5143	8107	0
Available		120	80	35200	17600	0
Utilization (%)		0	3	14	46	0