


# **STM32F765xx STM32F767xx STM32F768Ax STM32F769xx**

Arm® Cortex®-M7 32-bit MCU+FPU, 462 DMIPS, up to 2 MB flash, 512+16+4 KB RAM, USB OTG HS/FS, 28 comm. int., LCD, DSI

Datasheet - production data

#### **Features**

- Includes ST state-of-the-art patented technology
- Core: Arm<sup>®</sup> 32-bit Cortex<sup>®</sup>-M7 CPU with DPFPU, ART Accelerator and L1-cache: 16 Kbytes I/D cache, allowing 0-wait state execution from embedded flash and external memories, up to 216 MHz, MPU, 462 DMIPS/2.14 DMIPS/MHz (Dhrystone 2.1), and DSP instructions.
- Memories
  - Up to 2 Mbytes of flash, organized into two banks allowing read-while-write
  - SRAM: 512 Kbytes (including 128 Kbytes of data TCM RAM for critical real-time data)
     + 16 Kbytes of instruction TCM RAM (for critical real-time routines) + 4 Kbytes of backup
  - Flexible external memory controller with up to 32-bit data bus: SRAM, PSRAM, SDRAM/LPSDR SDRAM, NOR/NAND memories
- Dual mode Quad-SPI
- Graphics
  - Chrom-ART Accelerator (DMA2D), graphical hardware accelerator enabling enhanced graphical user interface
  - Hardware JPEG codec
  - LCD-TFT controller supporting up to XGA resolution
  - MIPI<sup>®</sup> DSI host controller supporting up to 720p 30 Hz resolution
- Clock, reset and supply management
  - 1.7 to 3.6 V application supply and I/Os
  - POR, PDR, PVD and BOR
  - Dedicated USB power
  - 4-to-26 MHz crystal oscillator
  - Internal 16 MHz factory-trimmed RC (1% accuracy)



- 32 kHz oscillator for RTC with calibration
- Internal 32 kHz RC with calibration
- Low-power
  - Sleep, Stop and Standby modes
  - V<sub>BAT</sub> supply for RTC, 32×32 bit backup registers + 4 Kbytes backup SRAM
- 3×12-bit, 2.4 MSPS ADC: up to 24 channels
- Digital filters for sigma delta modulator (DFSDM), 8 channels / 4 filters
- 2×12-bit D/A converters
- General-purpose DMA: 16-stream DMA controller with FIFOs and burst support
- Up to 18 timers: up to thirteen 16-bit (1x low-power 16-bit timer available in Stop mode) and two 32-bit timers, each with up to four IC/OC/PWM or pulse counter and quadrature (incremental) encoder input. All 15 timers running up to 216 MHz. 2x watchdogs, SysTick timer
- · Debug mode
  - SWD and JTAG interfaces
  - Cortex<sup>®</sup>-M7 Trace Macrocell<sup>™</sup>
- Up to 168 I/O ports with interrupt capability
  - Up to 164 fast I/Os up to 108 MHz
  - Up to 166 5 V-tolerant I/Os

- Up to 28 communication interfaces
  - Up to four I<sup>2</sup>C interfaces (SMBus/PMBus)
  - Up to four USARTs/4 UARTs (12.5 Mbit/s, ISO7816 interface, LIN, IrDA, modem control)
  - Up to six SPIs (up to 54 Mbit/s), three with muxed simplex I<sup>2</sup>S for audio
  - 2 x SAIs (serial audio interface)
  - 3 × CANs (2.0B Active) and 2x SDMMCs
  - SPDIFRX interface
  - HDMI-CEC
  - MDIO slave interface

- Advanced connectivity
  - USB 2.0 full-speed device/host/OTG controller with on-chip PHY
  - USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip full-speed PHY and ULPI
  - 10/100 Ethernet MAC with dedicated DMA: supports IEEE 1588v2 hardware, MII/RMII
- 8- to 14-bit camera interface, up to 54 Mbyte/s
- True random number generator
- · CRC calculation unit
- RTC: subsecond accuracy, hardware calendar
- 96-bit unique ID

**Table 1. Device summary** 

Reference	Part number		
STM32F765xx	STM32F765BI, STM32F765BG, STM32F765NI, STM32F765NG, STM32F765II, STM32F765IG, STM32F765ZI, STM32F765ZG, STM32F765VI, STM32F765VG		
STM32F767xx	STM32F767BG, STM32F767BI, STM32F767IG, STM32F767II, STM32F767NG, STM32F767NI, STM32F767VG, STM32F767VI, STM32F767ZG, STM32F767ZI		
STM32F768Ax	STM32F768AI		
STM32F769xx	STM32F769AG, STM32F769AI, STM32F769BG, STM32F769BI, STM32F769IG, STM32F769II, STM32F769NG, STM32F769NI		

## **Contents**

1	Introd	duction	4
2	Desci	ription	5
3	Funct	tional overview	1
	3.1	Arm <sup>®</sup> Cortex <sup>®</sup> -M7 with FPU	1
	3.2	Memory protection unit	1
	3.3	Embedded Flash memory	2
	3.4	CRC (cyclic redundancy check) calculation unit	2
	3.5	Embedded SRAM	2
	3.6	AXI-AHB bus matrix	3
	3.7	DMA controller (DMA)	4
	3.8	Flexible memory controller (FMC)	5
	3.9	Quad-SPI memory interface (QUADSPI)	5
	3.10	LCD-TFT controller	6
	3.11	Chrom-ART Accelerator (DMA2D)	6
	3.12	Nested vectored interrupt controller (NVIC)	6
	3.13	JPEG codec (JPEG)	7
	3.14	External interrupt/event controller (EXTI)	7
	3.15	Clocks and startup	7
	3.16	Boot modes	8
	3.17	Power supply schemes	8
	3.18	Power supply supervisor	0
		3.18.1 Internal reset ON	0
		3.18.2 Internal reset OFF	1
	3.19	Voltage regulator	2
		3.19.1 Regulator ON	
		3.19.2 Regulator OFF	
		3.19.3 Regulator ON/OFF and internal reset ON/OFF availability	
	3.20	Real-time clock (RTC), backup SRAM and backup registers	
	3.21	Low-power modes	
	3.22	V <sub>BAT</sub> operation	8

3.23	Timers	and watchdogs	. 38
	3.23.1	Advanced-control timers (TIM1, TIM8)	. 40
	3.23.2	General-purpose timers (TIMx)	. 40
	3.23.3	Basic timers TIM6 and TIM7	. 40
	3.23.4	Low-power timer (LPTIM1)	. 41
	3.23.5	Independent watchdog	
	3.23.6	Window watchdog	
	3.23.7	SysTick timer	
3.24	Inter-in	tegrated circuit interface (I <sup>2</sup> C)	. 42
3.25	Univers	sal synchronous/asynchronous receiver transmitters (USART)	. 43
3.26	Serial p	peripheral interface (SPI)/inter- integrated sound interfaces (I2S)	. 44
3.27	Serial a	audio interface (SAI)	. 44
3.28	SPDIF	RX Receiver Interface (SPDIFRX)	. 45
3.29	Audio F	PLL (PLLI2S)	. 45
3.30	Audio a	and LCD PLL (PLLSAI)	. 45
3.31	SD/SD	IO/MMC card host interface (SDMMC)	. 46
3.32	Etherne	et MAC interface with dedicated DMA and IEEE 1588 support	. 46
3.33	Control	ler area network (bxCAN)	. 47
3.34	Univers	sal serial bus on-the-go full-speed (OTG_FS)	. 47
3.35	Univers	sal serial bus on-the-go high-speed (OTG_HS)	. 47
3.36		efinition multimedia interface (HDMI) - consumer onics control (CEC)	. 48
3.37	Digital	camera interface (DCMI)	. 48
3.38	Manag	ement Data Input/Output (MDIO) slaves	. 49
3.39	Randor	m number generator (RNG)	. 49
3.40	Genera	al-purpose input/outputs (GPIOs)	. 49
3.41	Analog	-to-digital converters (ADCs)	. 49
3.42	Digital 1	filter for Sigma-Delta Modulators (DFSDM)	. 50
3.43	Temper	rature sensor	. 52
3.44	Digital-	to-analog converter (DAC)	. 52
3.45	Serial v	vire JTAG debug port (SWJ-DP)	. 52
3.46	Embed	ded Trace Macrocell™	. 52
3.47	DSI Ho	st (DSIHOST)	. 53



4	Pinc	outs and	pin description	55
5	Mem	nory ma	pping	. 103
6	Elec	trical ch	naracteristics	. 104
	6.1	Param	eter conditions	104
		6.1.1	Minimum and maximum values	104
		6.1.2	Typical values	104
		6.1.3	Typical curves	104
		6.1.4	Loading capacitor	104
		6.1.5	Pin input voltage	104
		6.1.6	Power supply scheme	105
		6.1.7	Current consumption measurement	107
	6.2	Absolu	ite maximum ratings	107
	6.3	Operat	ting conditions	109
		6.3.1	General operating conditions	109
		6.3.2	VCAP1/VCAP2 external capacitor	111
		6.3.3	Operating conditions at power-up / power-down (regulator ON)	112
		6.3.4	Operating conditions at power-up / power-down (regulator OFF)	112
		6.3.5	Reset and power control block characteristics	112
		6.3.6	Over-drive switching characteristics	114
		6.3.7	Supply current characteristics	114
		6.3.8	Wakeup time from low-power modes	133
		6.3.9	External clock source characteristics	134
		6.3.10	Internal clock source characteristics	139
		6.3.11	PLL characteristics	141
		6.3.12	PLL spread spectrum clock generation (SSCG) characteristics	143
		6.3.13	MIPI D-PHY characteristics	145
		6.3.14	MIPI D-PHY PLL characteristics	148
		6.3.15	MIPI D-PHY regulator characteristics	149
		6.3.16	Memory characteristics	150
		6.3.17	EMC characteristics	153
		6.3.18	Absolute maximum ratings (electrical sensitivity)	155
		6.3.19	I/O current injection characteristics	155
		6.3.20	I/O port characteristics	156
		6.3.21	NRST pin characteristics	162
		6.3.22	TIM timer characteristics	163

		6.3.23	RTC characteristics	164
		6.3.24	12-bit ADC characteristics	164
		6.3.25	Temperature sensor characteristics	170
		6.3.26	V <sub>BAT</sub> monitoring characteristics	. 170
		6.3.27	Reference voltage	. 170
		6.3.28	DAC electrical characteristics	. 171
		6.3.29	Communications interfaces	. 173
		6.3.30	FMC characteristics	. 190
		6.3.31	Quad-SPI interface characteristics	. 210
		6.3.32	Camera interface (DCMI) timing specifications	. 213
		6.3.33	LCD-TFT controller (LTDC) characteristics	. 214
		6.3.34	Digital filter for Sigma-Delta Modulators (DFSDM) characteristics	. 216
		6.3.35	DFSDM timing diagrams	. 218
		6.3.36	SD/SDIO MMC card host interface (SDMMC) characteristics	. 219
7	Pack	age info	ormation	. 221
	7.1	Device	marking	. 221
	7.2	LQFP1	00 package information (1L)	. 222
	7.3	TFBGA		. 225
	7.4	LQFP1	44 package information (1A)	. 228
	7.5	LQFP1	76 package information (1T)	. 232
	7.6		A(176+25) package information (A0E7)	
	7.7		P package information	
	7.8	LQFP2	08 package information	. 241
	7.9		.216 package information (A0L2)	
	7.10	Therma	al characteristics	. 248
8	Orde	ring info	ormation	. 249
Appen	dix A	Recomm	endations when using internal reset OFF	. 250
	A.1	Operati	ing conditions	. 250
Import	ant secu	rity not	ice	. 251
Revision	on histor	r <b>v</b>		. 252



## List of tables

Table 1.	Device summary	2
Table 2.	STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx features and	
	peripheral counts	17
Table 3.	Voltage regulator configuration mode versus device operating mode	33
Table 4.	Regulator ON/OFF and internal reset ON/OFF availability	36
Table 5.	Voltage regulator modes in stop mode	37
Table 6.	Timer feature comparison	39
Table 7.	I2C implementation	42
Table 8.	USART implementation	43
Table 9.	DFSDM implementation	51
Table 10.	Legend/abbreviations used in the pinout table	66
Table 11.	STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx pin and	
	ball definitions	66
Table 12.	FMC pin definition	86
Table 13.	STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx alternate	
	function mapping	89
Table 14.	Voltage characteristics	
Table 15.	Current characteristics	
Table 16.	Thermal characteristics	
Table 17.	General operating conditions	
Table 18.	Limitations depending on the operating power supply range	
Table 19.	VCAP1/VCAP2 operating conditions	
Table 20.	Operating conditions at power-up / power-down (regulator ON)	
Table 21.	Operating conditions at power-up / power-down (regulator OFF)	
Table 22.	Reset and power control block characteristics	
Table 23.	Over-drive switching characteristics	
Table 24.	Typical and maximum current consumption in Run mode, code with data processing	
	running from ITCM RAM, regulator ON	. 115
Table 25.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory (Single bank mode, ART ON except prefetch / L1-cache O	N)
	or SRAM on AXI (L1-cache ON), regulator ON	
Table 26.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory (Dual bank mode, ART ON except prefetch / L1-cache ON	).
	regulator ON	
Table 27.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory (Single bank mode) or SRAM on AXI (L1-cache disabled),	
	regulator ON	118
Table 28.	Typical and maximum current consumption in Run mode, code with data processing	
. 45.6 26.	running from Flash memory (Dual bank mode), regulator ON	119
Table 29.	Typical and maximum current consumption in Run mode, code with data processing	
1 4510 20.	running from Flash memory (Single bank mode) on ITCM interface (ART disabled),	
	regulator ON	120
Table 30.	Typical and maximum current consumption in Run mode, code with data processing	. 120
Table 66.	running from Flash memory (Dual bank mode) on ITCM interface (ART disabled),	
	regulator ON	121
Table 31.	Typical and maximum current consumption in Run mode, code with data processing	. 141
TADIC UT.	running from Flash memory (Single bank mode, ART ON except prefetch / L1-cache O	N)
	or SRAM on AXI (L1-cache ON), regulator OFF	,
	51 513 iii 5117 bii (=1 500110 511), 15gaiatoi 51 1	



Table 32.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Dual bank mode, ART ON except prefetch / L1-cache ON)	
	or SRAM on AXI (L1-cache ON), regulator OFF	
Table 33.	Typical and maximum current consumption in Sleep mode, regulator ON	123
Table 34.	Typical and maximum current consumption in Sleep mode, regulator OFF	
Table 35.	Typical and maximum current consumptions in Stop mode	124
Table 36.	Typical and maximum current consumptions in Standby mode	
Table 37.	Typical and maximum current consumptions in V <sub>BAT</sub> mode	
Table 38.	Switching output I/O current consumption	
Table 39.	Peripheral current consumption	
Table 40.	Low-power mode wakeup timings	
Table 41.	High-speed external user clock characteristics	
Table 42.	Low-speed external user clock characteristics	
Table 43.	HSE 4-26 MHz oscillator characteristics	
Table 44.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	
Table 45.	HSI oscillator characteristics	
Table 46.	LSI oscillator characteristics	
Table 47.	Main PLL characteristics	
Table 48.	PLLI2S characteristics	
Table 49.	PLLISAI characteristics	
Table 50.	SSCG parameters constraint	
Table 51.	MIPI D-PHY characteristics	145
Table 52.	MIPI D-PHY AC characteristics LP mode and HS/LP transitions	146
Table 53.	DSI-PLL characteristics	
Table 54.	DSI regulator characteristics.	
Table 55.	Flash memory characteristics	
Table 56.	Flash memory programming (single bank configuration	
	nDBANK=1)	150
Table 57.	Flash memory programming (dual bank configuration	
	nDBANK=0)	151
Table 58.	Flash memory programming with VPP	
Table 59.	Flash memory endurance and data retention	
Table 60.	EMS characteristics	
Table 61.	EMI characteristics for fHSE= 8 MHz and fCPU= 200MHz (Setting 1)	
Table 62.	EMI characteristics for fHSE= 8 MHz and fCPU= 200MHz (Setting 2)	
Table 63.	ESD absolute maximum ratings	
Table 64.	Electrical sensitivities	
Table 65.	I/O current injection susceptibility	
Table 66.	I/O static characteristics	
Table 67.	Output voltage characteristics	
Table 68.	I/O AC characteristics	
Table 69.	NRST pin characteristics	162
Table 70.	TIMx characteristics	
Table 71.	RTC characteristics	164
Table 72.	ADC characteristics	
Table 73.	ADC static accuracy at f <sub>ADC</sub> = 18 MHz	
Table 74.	ADC static accuracy at f <sub>ADC</sub> = 30 MHz	
Table 75.	ADC static accuracy at f <sub>ADC</sub> = 36 MHz	166
Table 76.	ADC dynamic accuracy at f <sub>ADC</sub> = 18 MHz - limited test conditions	166
Table 77.	ADC dynamic accuracy at f <sub>ADC</sub> = 36 MHz - limited test conditions	
Table 78.	Temperature sensor characteristics	



Table 79.	Temperature sensor calibration values	170
Table 80.	V <sub>BAT</sub> monitoring characteristics	170
Table 81.	internal reference voltage	
Table 82.	Internal reference voltage calibration values	
Table 83.	DAC characteristics	
Table 84.	Minimum I2CCLK frequency in all I2C modes	
Table 85.	I2C analog filter characteristics	
Table 86.	SPI dynamic characteristics	
Table 87.	I <sup>2</sup> S dynamic characteristics	
Table 88.	Dynamics characteristics: JTAG characteristics	
Table 89.	Dynamics characteristics: SWD characteristics	
Table 90.	SAI characteristics	
Table 91.	USB OTG full speed startup time	
Table 92.	USB OTG full speed DC electrical characteristics	
Table 93.	USB OTG full speed electrical characteristics	
Table 94.	USB HS DC electrical characteristics	
Table 95.	USB HS clock timing parameters	
Table 96.	Dynamic characteristics: USB ULPI	
Table 97.	Dynamics characteristics: Ethernet MAC signals for SMI	
Table 98.	Dynamics characteristics: Ethernet MAC signals for RMII	
Table 99.	Dynamics characteristics: Ethernet MAC signals for MII	
Table 100.	MDIO Slave timing parameters	
Table 101.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings	
Table 102.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings	
Table 103.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	
Table 104.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings	
Table 105.	Asynchronous multiplexed PSRAM/NOR read timings	
Table 106.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings	
Table 107.	Asynchronous multiplexed PSRAM/NOR write timings	
Table 108.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings	
Table 109.	Synchronous multiplexed NOR/PSRAM read timings	
Table 110.	Synchronous multiplexed PSRAM write timings	
Table 111. Table 112.	Synchronous non-multiplexed NOR/PSRAM read timings	
Table 112.	· · · · · · · · · · · · · · · · · · ·	
Table 113.	Switching characteristics for NAND Flash read cycles	
Table 114.	SDRAM read timings	
Table 116.	LPSDR SDRAM read timings	
Table 117.	SDRAM write timings	
Table 117.	LPSDR SDRAM write timings	
Table 110.	QUADSPI characteristics in SDR mode	
Table 120.	QUADSPI characteristics in DDR mode	
Table 121.	DCMI characteristics	
Table 121.	LTDC characteristics	
Table 122.	DFSDM measured timing 1.71-3.6V	
Table 124.	Dynamic characteristics: SD / MMC characteristics, VDD=2.7V to 3.6V	
Table 125.	Dynamic characteristics: eMMC characteristics, VDD=1.71V to 1.9V	
Table 125.	LQFP100 - Mechanical data	
Table 127.	TFBGA100 - Mechanical data	
Table 128.	TFBGA100 - Example of PCB design rules (0.8 mm pitch BGA)	
Table 129.	LQFP144 - Mechanical data	
Table 130.	LQFP176 - Mechanical data	



#### List of tables

#### STM32F765xx STM32F767xx STM32F768Ax STM32F769xx

Table 131.	UFBGA(176+25) - Mechanical data	236
Table 132.	UFBGA(176+25) - Example of PCB design rules (0.65 mm pitch BGA)	237
Table 133.	WLCSP 180-bump, 5.5 x 6 mm, 0.4 mm pitch wafer level chip scale	
	package mechanical data	238
Table 134.	WLCSP 180-bump, 5.5 x 6 mm, recommended PCB design rules	
	(0.4 mm pitch)	239
Table 135.	LQFP208 - Mechanical data	242
Table 136.	TFBGA216 - Mechanical data	245
Table 137.	TFBGA216 - Example of PCB design rules (0.8 mm pitch)	247
Table 138.	Package thermal characteristics	248
Table 139.	Ordering information scheme	249
Table 140.	Limitations depending on the operating power supply range	250
Table 141.	Document revision history	252

## List of figures

Figure 1.	Compatible board design for LQFP100 package	19
Figure 2.	STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx block diagram .	
Figure 3.	STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx AXI-AHB	
	bus matrix architecture <sup>(1)</sup>	
Figure 4.	VDDUSB connected to VDD power supply	29
Figure 5.	VDDUSB connected to external power supply	30
Figure 6.	Power supply supervisor interconnection with internal reset OFF	31
Figure 7.	PDR_ON control with internal reset OFF	32
Figure 8.	Regulator OFF	34
Figure 9.	Startup in regulator OFF: slow V <sub>DD</sub> slope	
	- power-down reset risen after V <sub>CAP_1</sub> , V <sub>CAP_2</sub> stabilization	35
Figure 10.	Startup in regulator OFF mode: fast V <sub>DD</sub> slope	
	- power-down reset risen before V <sub>CAP_1</sub> , V <sub>CAP_2</sub> stabilization	35
Figure 11.	STM32F76xxx LQFP100 pinout	55
Figure 12.	STM32F76xxx TFBGA100 pinout	56
Figure 13.	STM32F76xxx LQFP144 pinout	57
Figure 14.	STM32F76xxx LQFP176 pinout	58
Figure 15.	STM32F769xx LQFP176 pinout	59
Figure 16.	STM32F76xxx UFBGA176 ballout	60
Figure 17.	STM32F769Ax/STM32F768Ax WLCSP180 ballout	61
Figure 18.	STM32F76xxx LQFP208 pinout	62
Figure 19.	STM32F769xx LQFP208 pinout	63
Figure 20.	STM32F76xxx TFBGA216 ballout	64
Figure 21.	STM32F769xx TFBGA216 ballout	65
Figure 22.	Pin loading conditions	104
Figure 23.	Pin input voltage	104
Figure 24.	STM32F769xx/STM32F779xx power supply scheme	105
Figure 25.	STM32F765xx/STM32F767xx/STM32F777xx power supply scheme	106
Figure 26.	Current consumption measurement scheme	
Figure 27.	External capacitor C <sub>EXT</sub>	111
Figure 28.	High-speed external clock source AC timing diagram	
Figure 29.	Low-speed external clock source AC timing diagram	
Figure 30.	Typical application with an 8 MHz crystal	
Figure 31.	Typical application with a 32.768 kHz crystal	
Figure 32.	ACCHSI versus temperature	
Figure 33.	LSI deviation versus temperature	140
Figure 34.	PLL output clock waveforms in center spread mode	
Figure 35.	PLL output clock waveforms in down spread mode	
Figure 36.	MIPI D-PHY HS/LP clock lane transition timing diagram	148
Figure 37.	MIPI D-PHY HS/LP data lane transition timing diagram	
Figure 38.	FT I/O input characteristics	
Figure 39.	I/O AC characteristics definition	162
Figure 40.	Recommended NRST pin protection	163
Figure 41.	ADC accuracy characteristics	167
Figure 42.	Typical connection diagram when using the ADC with FT/TT pins	
J	featuring analog switch function	168
Figure 43.	Power supply and reference decoupling (V <sub>REF+</sub> not connected to V <sub>DDA</sub> )	169
Figure 44.	Power supply and reference decoupling (V <sub>REF+</sub> connected to V <sub>DDA</sub> )	169



Figure 45.	12-bit buffered /non-buffered DAC	173
Figure 46.	SPI timing diagram - slave mode and CPHA = 0	176
Figure 47.	SPI timing diagram - slave mode and CPHA = 1 <sup>(1)</sup>	177
Figure 48.	SPI timing diagram - master mode <sup>(1)</sup>	177
Figure 49.	I <sup>2</sup> S slave timing diagram (Philips protocol) <sup>(1)</sup>	179
Figure 50.	I <sup>2</sup> S master timing diagram (Philips protocol) <sup>(1)</sup>	179
Figure 51.	JTAG timing diagram	
Figure 52.	SWD timing diagram	
Figure 53.	SAI master timing waveforms	
Figure 54.	SAI slave timing waveforms	
Figure 55.	USB OTG full speed timings: definition of data signal rise and fall time	
Figure 56.	ULPI timing diagram	
Figure 57.	Ethernet SMI timing diagram	
Figure 58.	Ethernet RMII timing diagram	
Figure 59.	Ethernet MII timing diagram	
Figure 60.	MDIO Slave timing diagram	
Figure 61.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	
Figure 62.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	
Figure 63.	Asynchronous multiplexed PSRAM/NOR read waveforms	
Figure 64.	Asynchronous multiplexed PSRAM/NOR write waveforms	
Figure 65.	Synchronous multiplexed NOR/PSRAM read timings	
Figure 66.	Synchronous multiplexed PSRAM write timings	
Figure 67.	Synchronous non-multiplexed NOR/PSRAM read timings	
Figure 68.	Synchronous non-multiplexed PSRAM write timings	
Figure 69.	NAND controller waveforms for read access	
Figure 70.	NAND controller waveforms for write access	
Figure 71.	NAND controller waveforms for common memory read access	
Figure 72.	NAND controller waveforms for common memory write access	
Figure 73.	SDRAM read access waveforms (CL = 1)	
Figure 74.	SDRAM write access waveforms	
Figure 75.	Quad-SPI timing diagram - SDR mode	
Figure 76.	Quad-SPI timing diagram - DDR mode	
Figure 77.	DCMI timing diagram	
Figure 78.	LCD-TFT horizontal timing diagram	
Figure 79.	LCD-TFT vertical timing diagram	
Figure 80.	Channel transceiver timing diagrams	
Figure 81.	SDIO high-speed mode	
Figure 82.	SD default mode	
Figure 83.	LQFP100 - Outline <sup>(15)</sup>	222
Figure 84.	LQFP100 - Footprint example	224
Figure 85.	TFBGA100 - Outline <sup>(13)</sup>	225
Figure 86.	TFBGA100 - Footprint example	227
Figure 87.	LQFP144 - Outline <sup>(15)</sup>	
Figure 88.	LQFP144 - Footprint example	231
Figure 89.	LQFP176 - Outline <sup>(15)</sup>	232
Figure 90.	LQFP176 - Footprint example	
Figure 91.	UFBGA(176+25) - Outline	
Figure 92.	UFBGA(176+25) - Footprint example	
Figure 93.	WLCSP 180-bump, 5.5 x 6 mm, 1.27 mm pitch wafer level chip scale	,
J	package outline	238
Figure 94.	WLCSP 180-bump, 5.5 x 6 mm, 0.4 mm pitch wafer level chip scale	
J	nackage recommended footprint	230



S	TM32F765xx	STM32F767xx	STM32F768Ax	STM32F769xx

## List of figures

Figure 95.	WLCSP180 top view example	240
Figure 96.	LQFP208 - Outline <sup>(15)</sup>	241
	LQFP208 - footprint example	
Figure 98.	TFBGA216 - Outline	244
Figure 99.	TFBGA216 - Footprint example	246



## 1 Introduction

This document provides information on STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx microcontrollers, such as description, functional overview, pin assignment and definition, electrical characteristics, packaging, and ordering information.

This document must be read in conjunction with the reference manual (RM0410) and the device errata sheet (ES0334), available from the STMicroelectronics website www.st.com.

For information on the  $\mathrm{Arm}^{\otimes(a)}$  Cortex $^{\otimes}$ -M7 core, refer to the  $\mathrm{Cortex}^{\otimes}$ -M7 Technical Reference Manual, available from the  $\mathrm{http://www.arm.com}$  website.

arm



a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

## 2 Description

The STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx devices are based on the high-performance Arm<sup>®</sup> Cortex<sup>®</sup>-M7 32-bit RISC core operating at up to 216 MHz frequency. The Cortex<sup>®</sup>-M7 core features a floating point unit (FPU), which supports Arm<sup>®</sup> double-precision and single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU), which enhances the application security.

The STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx devices incorporate high-speed embedded memories with a flash up to 2 Mbytes, 512 Kbytes of SRAM (including 128 Kbytes of Data TCM RAM for critical real-time data), 16 Kbytes of instruction TCM RAM (for critical real-time routines), 4 Kbytes of backup SRAM available in the lowest power modes, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses, a 32-bit multi-AHB bus matrix, and a multi layer AXI interconnect supporting internal and external memories access.

The devices offer three 12-bit ADCs, two DACs, a low-power RTC, twelve general-purpose 16-bit timers including two PWM timers for motor control, two general-purpose 32-bit timers, a true random number generator (RNG). They also feature standard and advanced communication interfaces:

- Up to four I2Cs
- Six SPIs, three I2Ss in half-duplex mode. To achieve audio class accuracy, the I2S peripherals can be clocked via a dedicated internal audio PLL or via an external clock to allow synchronization.
- Four USARTs plus four UARTs
- An USB OTG full-speed and a USB OTG high-speed with full-speed capability (with the ULPI)
- Three CANs
- Two SAI serial audio interfaces
- Two SDMMC host interfaces
- Ethernet and camera interfaces
- LCD-TFT display controller
- Chrom-ART Accelerator
- SPDIFRX interface
- HDMI-CEC

Advanced peripherals include two SDMMC interfaces, a flexible memory control (FMC) interface, a Quad-SPI Flash memory interface, a camera interface for CMOS sensors.

The STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx devices operate in the –40 to +105 °C temperature range from a 1.7 to 3.6 V power supply. Dedicated supply inputs for USB (OTG\_FS and OTG\_HS) and SDMMC2 (clock, command and 4-bit data) are available on all the packages except LQFP100 for a greater power supply choice.

The supply voltage can drop to 1.7 V with the use of an external power supply supervisor. A comprehensive set of power-saving mode allows the design of low-power applications.

47/

DS11532 Rev 8 15/256

The STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx devices offer devices in 11 packages ranging from 100 pins to 216 pins. The set of included peripherals changes with the device chosen.

These features make the STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx microcontrollers suitable for a wide range of applications:

- Motor drive and application control
- Medical equipment
- Industrial applications: PLC, inverters, circuit breakers
- Printers, and scanners
- Alarm systems, video intercom, and HVAC
- Home audio appliances
- Mobile applications, Internet of Things
- Wearable devices: smartwatches

The following table lists the peripherals available on each part number.



## Table 2. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx features and peripheral counts

			l		1		I		1	l		l	Г
Peripherals		STM32F 765Vx	STM32F767 /769Vx	STM32F 765Zx	STM32F767 /769Zx	STM32F 769Ax	STM32F 768Ax	STM32F 765lx	STM32F767 /769lx	STM32F 765Bx	STM32F767 /769Bx	STM32F 765Nx	STM32F767 /769Nx
Flash memory in Kbytes		1024 2048	1024 2048	1024 2048	1024 2048	1024 2048	2048	1024 2048	1024 2048	1024 2048	1024 2048	1024 2048	1024 2048
SRAM in Kbytes	System	512(368+16+128)											
	Instruction							16					
	Backup		4										
FMC memory controller		Yes <sup>(1)</sup>											
Quad-SPI		Yes											
Ethernet			Υe	es		No	)			Y	′es		
	General- purpose							10					
Timers	Advanced- control		2										
	Basic		2										
	Low-power	1											
Random number generator		Yes											
	SPI / I <sup>2</sup> S	4/3 (simplex) <sup>(2)</sup> 6/3 (simplex) <sup>(2)</sup> $\frac{5}{(\text{simplex})^{(2)}}$ 6/3 (simplex) <sup>(2)</sup>											
	I <sup>2</sup> C	4											
	USART/UART	4/4											
	USB OTG FS	Yes											
Communication interfaces	USB OTG HS	Yes											
interiaces	CAN	3											
	SAI	2											
	SPDIFRX	4 inputs											
	SDMMC1	Yes											
	SDMMC2	Yes <sup>(3)</sup>											
Camera interface								Yes					
MIPI-DSI Host <sup>(4)</sup>			N	0		Yes	3	No	Yes	No	Yes	No	Yes
LCD-TFT		No	Yes	No		Yes		No	Yes	No	Yes	No	Yes

DS11532 Rev 8

## Table 2. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx features and peripheral counts (continued)

Peripherals	STM32F 765Vx	STM32F767 /769Vx	STM32F 765Zx	STM32F767 /769Zx	STM32F 769Ax	STM32F 768Ax	STM32F 765lx	STM32F767 /769lx	STM32F 765Bx	STM32F767 /769Bx	STM32F 765Nx	STM32 /769	
Chrom-ART Accelerator (DMA2D)	Yes												
JPEG codec	No	Yes	No	Yes		No	Yes	No	Yes	No	Ye	es	
GPIOs	8	32	1	114 128		140	132	168	159	168	168	159	
DFSDM1	Yes (4 filters)												
12-bit ADC	3												
Number of channels	16 24												
12-bit DAC Number of channels	Yes 2												
Maximum CPU frequency	216 MHz <sup>(5)</sup>												
Operating voltage	1.7 to 3.6 V <sup>(6)</sup>												
Operating temperatures	Ambient temperatures: -40 to +85 °C /-40 to +105 °C												
Operating temperatures	Junction temperature: –40 to + 125 °C												
Package		P100 GA100	LQF	P144	WLCSI	P180		A176 <sup>(7)</sup> P176	LQF	P208	TFBC	GA216	

- 1. For the LQFP100 package, only FMC Bank1 is available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select.
- 2. The SPI1, SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I2S audio mode. SPI5 is not available on STM32F769Ax.
- 3. SDMMC2 supports a dedicated power rail for clock, command and data 0..4 lines, feature available starting from 144 pin package.
- 4. DSI host interface is only available on STM32F769x sales types.
- 5. 216 MHz maximum frequency for 40°C to + 85°C ambient temperature range (200 MHz maximum frequency for 40°C to + 105°C ambient temperature range).
- 6. V<sub>DD</sub>/V<sub>DDA</sub> minimum value of 1.7 V is obtained when the internal reset is OFF (refer to Section 3.18.2: Internal reset OFF).
- 7. UFBGA176 is not available for STM32F769x sales types.



#### Full compatibility throughout the family

The STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx devices are fully pin-to-pin, compatible with the STM32F4xxxx devices, allowing the user to try different peripherals, and reaching higher frequency for a greater degree of freedom during the development cycle.

*Figure 1* gives compatible board designs between the STM32F7xx and STM32F4xx families.




Figure 1. Compatible board design for LQFP100 package

The STM32F76x LQFP144, LQFP176, LQFP208, TFBGA216, UFBGA176 packages are fully pin to pin compatible with STM32F4xx devices.



JTRST, JTDI, JTCK/SWCLK JTDO/SWD, JTDO ETM DTCM RAM 128KB DTCM TRACECK TRACED[3:0] ICTM ITCM RAM 16KB AXIM FLASH 1MB 16KB FLASH 1MB 216MHz HSYNC, VSYNC PUIXCLK, D[13:0] 16KB Camera ITF 11S8M SRAM1 368KB DP DM SCL, SDA, INT, ID, VBUS Ethernet MAC DMA/ USB SRAM2 16 KB FIFO Ή 10/100 CLK, NE [3:0], A[23:0], D[31:0], NOEN, NWEN, NBL[3:0], SDCLKE[1:0], SDNE[1:0], OTG FS **BUS-MATRIX** AHB2 216 MHZ DMA DP, DM ULPI:CK, D[7:0], DIR, STP, NXT SCL/SDA, INT, ID, VBUS OTG HS FIFO EXT MEM CTL (FMC) SDNWE, NL NRAS, NCAS, NADV NWAIT, INTN 8 Streams FIFO GP-DMA2 Quad AHB1 216 MHz CLK, CS,D[7:0] AHB GP-DMA1 8 Stream: FIFC LCD\_R[7:0], LCD\_G[7:0], LCD\_B[7:0], LCD\_HSYNC, LCD\_VSYNC, LCD\_DE, LCD\_CLK FIFO VDDA, VSSA NRESET CHROM-ART WKUP[4:0] FIFO RC HS (DMA2D) VDDMMC33 = 1.8 to 3.6V VDD12 VDDWMC33 = 1.8 to 3.6 V VDDUSB33 = 3.0 to 3.6 V VDD = 1.8 to 3.6 V VSS PA[15:0] PB[15:0] PC[15:0] GPIO PORTA GPIO PORT B VCAP1 GPIO PORT C PC[15:0] PD[15:0] PE[15:0] GPIO PORT D RCC set & c WDG32F GPIO PORT F PF[15:0] VBAT = 1.8 to 3.6 V GPIO PORT F PF[15:0] GPIO PORT G FCLK HCLK APBP2CLK APBP1CLK AHB2PCLK AHB1PCLK OSC32\_IN OSC32\_OUT PH[15:0] < S TRTC\_TS PI[15:0] GPIO PORT I RTC\_TAMPX RTC\_OUT S PJ[15:0] PK[7:0] CRC GPIO PORT J GPIO PORT K TIM2 4 channels, ETR as AF 4 channels, ETR as AF 16b K TIM3 168 AF 16b D[7:0] 4 channels, ETR as AF γĪ TIM4 SDMMC1 CMD, CK as AF D[7:0] CMD, CK as AF  $\Box$ SDMMC2 FIF6 ΔHR/ΔPR2 AHB/APB1 TIM5 32b > 4 channels  $\Box$ 2 channels as AF

1 channel as AF

1 channel as AF

1 channel as AF

RX, TX, SCK

CTS, RTS as AF

RX, TX, SCK

CTS, RTS as AF

RX, TX as AF 4 compl. chan. (TIM1\_CH1[1:4]N) 4 chan. (TIM1\_CH1[1:4]ETR, BKIN as AF TIM12 16b TIM1 / PWM 16b T: 4 compl. chan.(TIM8\_CH1[1:4]N), 4 chan. (TIM8\_CH1[1:4], ETR, BKIN as AF 16b TIM13 TIM8 / PWM TIM9 16b TIM14 1 channel as AF TIM10 16b  $\square$ USART2 1 channel as AF 16b TIM11  $\square$ RX, TX, SCK, CTS, RTS as AF USART3 RX, TX as AF
MOSI, MISO, SCK
NSS as AF
MOSI, MISO, SCK UART4 RX, TX, SCK, CTS, RTS as AF 16b LPTIM1 TMOSI, MISO, SCK, NSS as AF MOSI, MISO, SCK, NSS as AF SPI1/I2S1 UART7 UART8 TIM6 16b SPI2/I2S2 MSS as AF
MOSI, MISO, SCK
NSS as AF
SCL, SDA, SMBAL as AF
SCL, SDA, SMBAL as AF SPI6 SCK, NSS as AF
SD, SCK, FS, MCLK as AF 16b £ <= SAI1 I2C1/SMBUS SD, SCK, FS, MCLK as AF
CKIN[7:0]
DATAIN[7:0]
CKOUT
CKIN[7:0]
DATAIN[7:0]
CKOUT [[ 光光 I2C2/SMBUS SYSCFG DESDM I2C3/SMBUS SCL, SDA, SMBAL as AF MDIO Slav I2C4/SMBUS bxCAN1 TX, RX VDDREF\_ADC < Tempe DSI HOST bxCAN2 TX, RX
TX, RX
SPDIFRX[3:0] as AF 8 analog inputs common to the 3 ADCs 8 analog inputs common to the ADC1 & 2  $\equiv$ 岩 bxCAN3 ADC1 LDO DAC1 ADC2 SPDIFRX SPDIFRX[3:0] as A  $\Box$ ADC3 8 analog inputs for ADC3 DSI\_DOP/N, DSI\_D1P/N
DSI\_VCAP, DSI\_CKP/N
DSI\_VDD12, DSI\_VSS, DSI\_TE as AF DAC1 as AF

Figure 2. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx block diagram



The timers connected to APB2 are clocked from TIMxCLK up to 216 MHz, while the timers connected to APB1 are clocked from TIMxCLK either up to 108 MHz or 216 MHz depending on TIMPRE bit configuration in the RCC\_DCKCFGR register.

#### 3 Functional overview

## 3.1 Arm<sup>®</sup> Cortex<sup>®</sup>-M7 with FPU

The Arm<sup>®</sup> Cortex<sup>®</sup>-M7 with FPU processor is the latest generation of Arm processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering an outstanding computational performance and low interrupt latency.

The Cortex®-M7 processor is a highly efficient high-performance featuring:

- Six-stage dual-issue pipeline
- Dynamic branch prediction
- Harvard caches (16 Kbytes of I-cache and 16 Kbytes of D-cache)
- 64-bit AXI4 interface
- 64-bit ITCM interface
- 2x32-bit DTCM interfaces

The processor supports the following memory interfaces:

- Tightly Coupled Memory (TCM) interface.
- Harvard instruction and data caches and AXI master (AXIM) interface.
- Dedicated low-latency AHB-Lite peripheral (AHBP) interface.

The processor supports a set of DSP instructions which allow an efficient signal processing and a complex algorithm execution.

It supports single and double precision FPU (floating point unit), speeds up software development by using metalanguage development tools, while avoiding saturation.

Figure 2 shows the general block diagram of the STM32F76xxx family.

Note: The Cortex<sup>®</sup>-M7 with FPU core is binary compatible with the Cortex<sup>®</sup>-M4 core.

## 3.2 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

DS11532 Rev 8 21/256

### 3.3 Embedded Flash memory

The STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx devices embed a Flash memory of up to 2 Mbytes available for storing programs and data. The Flash interface features:

- · Single /or Dual bank operating modes,
- Read-While-Write (RWW) in Dual bank mode.

## 3.4 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

#### 3.5 Embedded SRAM

All the devices feature:

- System SRAM up to 512 Kbytes:
  - SRAM1 on AHB bus Matrix: 368 Kbytes
  - SRAM2 on AHB bus Matrix: 16 Kbytes
  - DTCM-RAM on TCM interface (Tighly Coupled Memory interface): 128 Kbytes for critical real-time data.
- Instruction RAM (ITCM-RAM) 16 Kbytes:
  - It is mapped on TCM interface and reserved only for CPU Execution/Instruction useful for critical real-time routines.

The Data TCM RAM is accessible by the GP-DMAs and peripherals DMAs through specific AHB slave of the CPU. The instruction TCM RAM is reserved only for CPU. It is accessed at CPU clock speed with 0 wait states.

4 Kbytes of backup SRAM


This area is accessible only from the CPU. Its content is protected against possible unwanted write accesses, and is retained in Standby or VBAT mode.

#### 3.6 AXI-AHB bus matrix

The STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx system architecture is based on 2 sub-systems:

- An AXI to multi AHB bridge converting AXI4 protocol to AHB-Lite protocol:
  - 3x AXI to 32-bit AHB bridges connected to AHB bus matrix
  - 1x AXI to 64-bit AHB bridge connected to the embedded Flash memory
- A multi-AHB Bus-Matrix
  - The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs, Ethernet, USB HS, LCD-TFT, and DMA2D) and the slaves (Flash memory, RAM, FMC, Quad-SPI, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.

Figure 3. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx AXI-AHB bus matrix architecture<sup>(1)</sup>



1. The above figure has large wires for 64-bits bus and thin wires for 32-bits bus.



## 3.7 DMA controller (DMA)

The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 streams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They feature dedicated FIFOs for APB/AHB peripherals, support burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).

The two DMA controllers support circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. The two DMA controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code.

Each stream is connected to dedicated hardware DMA requests, with support for software trigger on each stream. The configuration is made by software and the transfer sizes between the source and the destination are independent.

The DMA can be used with the main peripherals:

- SPI and I<sup>2</sup>S
- I<sup>2</sup>C
- USART
- General-purpose, basic and advanced-control timers TIMx
- DAC
- SDMMC
- Camera interface (DCMI)
- ADC
- SAI
- SPDIFRX
- Quad-SPI
- HDMI-CEC
- JPEG codec
- DFSDM1

### 3.8 Flexible memory controller (FMC)

The Flexible memory controller (FMC) includes three memory controllers:

- The NOR/PSRAM memory controller
- The NAND/memory controller
- The Synchronous DRAM (SDRAM/Mobile LPSDR SDRAM) controller

The main features of the FMC controller are the following:

- Interface with static-memory mapped devices including:
  - Static random access memory (SRAM)
  - NOR Flash memory/OneNAND Flash memory
  - PSRAM (4 memory banks)
  - NAND Flash memory with ECC hardware to check up to 8 Kbytes of data
- Interface with synchronous DRAM (SDRAM/Mobile LPSDR SDRAM) memories
- 8-,16-,32-bit data bus width
- Independent Chip Select control for each memory bank
- Independent configuration for each memory bank
- Write FIFO
- Read FIFO for SDRAM controller
- The maximum FMC\_CLK/FMC\_SDCLK frequency for synchronous accesses is HCLK/2

#### LCD parallel interface

The FMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.

## 3.9 Quad-SPI memory interface (QUADSPI)

All the devices embed a Quad-SPI memory interface, which is a specialized communication interface targetting Single, Dual or Quad-SPI Flash memories. It can work in:

- Direct mode through registers
- External Flash status register polling mode
- Memory mapped mode.

Up to 256 Mbytes external Flash are memory mapped, supporting 8, 16 and 32-bit access. Code execution is supported.

The opcode and the frame format are fully programmable. The communication can be either in Single Data Rate or Dual Data Rate.

DS11532 Rev 8 25/256

#### 3.10 LCD-TFT controller

The LCD-TFT display controller provides a 24-bit parallel digital RGB (Red, Green, Blue) and delivers all signals to interface directly to a broad range of LCD and TFT panels up to XGA (1024x768) resolution with the following features:

- 2 display layers with dedicated FIFO (64x32-bit)
- Color Look-Up table (CLUT) up to 256 colors (256x24-bit) per layer
- Up to 8 input color formats selectable per layer
- Flexible blending between two layers using alpha value (per pixel or constant)
- Flexible programmable parameters for each layer
- Color keying (transparency color)
- Up to 4 programmable interrupt events

### 3.11 Chrom-ART Accelerator (DMA2D)

The Chrom-Art Accelerator (DMA2D) is a graphic accelerator which offers advanced bit blitting, row data copy and pixel format conversion. It supports the following functions:

- Rectangle filling with a fixed color
- Rectangle copy
- Rectangle copy with pixel format conversion
- · Rectangle composition with blending and pixel format conversion

Various image format codings are supported, from indirect 4bpp color mode up to 32bpp direct color. It embeds dedicated memory to store color lookup tables.

An interrupt can be generated when an operation is complete or at a programmed watermark.

All the operations are fully automatized and are running independently from the CPU or the DMAs.

## 3.12 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 110 maskable interrupt channels plus the 16 interrupt lines of the Cortex<sup>®</sup>-M7 with FPU core.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.



### 3.13 JPEG codec (JPEG)

The JPEG codec provides an fast and simple hardware compressor and decompressor of JPEG images with full management of JPEG headers.

The JPEG codec main features:

- 8-bit/channel pixel depths
- Single clock per pixel encoding and decoding
- Support for JPEG header generation and parsing
- Up to four programmable quantization tables
- Fully programmable Huffman tables (two AC and two DC)
- Fully programmable minimum coded unit (MCU)
- Encode/decode support (non simultaneous)
- Single clock Huffman coding and decoding
- Two-channel interface: Pixel/Compress In, Pixel/Compressed Out
- Stallable design
- Support for single, greyscale component
- Functionality to enable/disable header processing
- Internal register interface
- Fully synchronous design
- Configured for high-speed decode mode

### 3.14 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 25 edge-detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 168 GPIOs can be connected to the 16 external interrupt lines.

## 3.15 Clocks and startup

On reset the 16 MHz internal HSI RC oscillator is selected as the default CPU clock. The 16 MHz internal RC oscillator is factory-trimmed to offer 1% accuracy. The application can then select as system clock either the RC oscillator or an external 4-26 MHz clock source. This clock can be monitored for failure. If a failure is detected, the system automatically switches back to the internal RC oscillator and a software interrupt is generated (if enabled). This clock source is input to a PLL thus allowing to increase the frequency up to 216 MHz. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example if an indirectly used external oscillator fails).

Several prescalers allow the configuration of the two AHB buses, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the two AHB buses is 216 MHz while the maximum frequency of the high-speed APB domains is 108 MHz. The maximum allowed frequency of the low-speed APB domain is 54 MHz.

5

DS11532 Rev 8 27/256

The devices embed two dedicated PLL (PLLI2S and PLLSAI) which allow to achieve audio class performance. In this case, the I<sup>2</sup>S and SAI master clock can generate all standard sampling frequencies from 8 kHz to 192 kHz.

#### 3.16 Boot modes

At startup, the boot memory space is selected by the BOOT pin and BOOT\_ADDx option bytes, allowing to program any boot memory address from 0x0000 0000 to 0x3FFF FFFF which includes:

- All Flash address space mapped on ITCM or AXIM interface
- All RAM address space: ITCM, DTCM RAMs and SRAMs mapped on AXIM interface
- The System memory bootloader

The boot loader is located in system memory. It is used to reprogram the Flash memory through a serial interface. Refer to *STM32 microcontroller system memory boot mode* application note (AN2606) for details.

### 3.17 Power supply schemes

- V<sub>DD</sub> = 1.7 to 3.6 V: external power supply for I/Os and the internal regulator (when enabled), provided externally through V<sub>DD</sub> pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> = 1.7 to 3.6 V: external analog power supplies for ADC, DAC, Reset blocks, RCs and PLL. V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.
- V<sub>BAT</sub> = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

Note:


 $V_{DD}/V_{DDA}$  minimum value of 1.7 V is obtained when the internal reset is OFF (refer to Section 3.18.2: Internal reset OFF). Refer to Table 3: Voltage regulator configuration mode versus device operating mode to identify the packages supporting this option.

- V<sub>DDSDMMC</sub> can be connected either to V<sub>DD</sub> or an external independent power supply (1.8 to 3.6V) for SDMMC2 pins (clock, command, and 4-bit data). For example, when the device is powered at 1.8V, an independent power supply 2.7V can be connected to V<sub>DDSDMMC</sub>. When the V<sub>DDSDMMC</sub> is connected to a separated power supply, it is independent from V<sub>DD</sub> or V<sub>DDA</sub> but it must be the last supply to be provided and the first to disappear. The following conditions V<sub>DDSDMMC</sub> must be respected:
  - During the power-on phase ( $V_{DD} < V_{DD\_MIN}$ ),  $V_{DDSDMMC}$  should be always lower than  $V_{DD}$
  - During the power-down phase ( $V_{DD} < V_{DD\_MIN}$ ),  $V_{DDSDMMC}$  should be always lower than  $V_{DD}$
  - The V<sub>DDSDMMC</sub> rising and falling time rate specifications must be respected
  - In operating mode phase,  $V_{DDSDMMC}$  could be lower or higher than  $V_{DD:DSDMMC}$  All associated GPIOs powered by  $V_{DDSDMMC}$  are operating between  $V_{DDSDMMC}$  MIN and  $V_{DDSDMMC}$  MAX.
- V<sub>DDUSB</sub> can be connected either to V<sub>DD</sub> or an external independent power supply (3.0 to 3.6V) for USB transceivers (refer to *Figure 4* and *Figure 5*). For example, when the device is powered at 1.8V, an independent power supply 3.3V can be connected to V<sub>DDUSB</sub>. When the V<sub>DDUSB</sub> is connected to a separated power supply, it is independent from V<sub>DD</sub> or V<sub>DDA</sub> but it must be the last supply to be provided and the first to

4

disappear. The following conditions V<sub>DDUSB</sub> must be respected:

- During the power-on phase ( $V_{DD} < V_{DD\_MIN}$ ),  $V_{DDUSB}$  should be always lower than  $V_{DD}$
- During the power-down phase ( $V_{DD} < V_{DD\_MIN}$ ),  $V_{DDUSB}$  should be always lower than  $V_{DD}$
- The V<sub>DDUSB</sub> rising and falling time rate specifications must be respected
- In operating mode phase, V<sub>DDUSB</sub> could be lower or higher than V<sub>DD</sub>:
  - If USB (USB OTG\_HS/OTG\_FS) is used, the associated GPIOs powered by  $\rm V_{DDUSB}$  are operating between  $\rm V_{DDUSB\_MIN}$  and  $\rm V_{DDUSB\_MAX}.$
  - The  $V_{DDUSB}$  supply both USB transceiver (USB OTG\_HS and USB OTG\_FS). If only one USB transceiver is used in the application, the GPIOs associated to the other USB transceiver are still supplied by  $V_{DDUSB}$ .
  - If USB (USB OTG\_HS/OTG\_FS) is not used, the associated GPIOs powered by  $V_{DDUSB}$  are operating between  $V_{DD\ MIN}$  and  $V_{DD\ MAX}.$






Figure 5. V<sub>DDUSB</sub> connected to external power supply

The DSI (Display Serial Interface) sub-system uses several power supply pins which are independent from the other supply pins:

- V<sub>DDDSI</sub> is an independent DSI power supply dedicated for DSI Regulator and MIPI D-PHY. This supply must be connected to global V<sub>DD</sub>.
- The  $V_{CAPDSI}$  pin is the output of DSI Regulator (1.2V) which must be connected externally to  $V_{DD12DSI}$ .
- The V<sub>DD12DSI</sub> pin is used to supply the MIPI D-PHY, and to supply the clock and data lanes pins. An external capacitor of 2.2 uF must be connected on the V<sub>DD12DSI</sub> pin.
- The V<sub>SSDSI</sub> pin is an isolated supply ground used for DSI sub-system.
- If the DSI functionality is not used at all, then:
  - The V<sub>DDDSI</sub> pin must be connected to global V<sub>DD</sub>.
  - The V<sub>CAPDSI</sub> pin must be connected externally to V<sub>DD12DSI</sub> but the external capacitor is no more needed.
  - The V<sub>SSDSI</sub> pin must be grounded.

## 3.18 Power supply supervisor

#### 3.18.1 Internal reset ON

On packages embedding the PDR\_ON pin, the power supply supervisor is enabled by holding PDR\_ON high. On the other packages, the power supply supervisor is always enabled.

The device has an integrated power-on reset (POR)/ power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry. At power-on, POR/PDR is always active and ensures proper operation starting from 1.8 V. After the 1.8 V POR threshold level is reached, the option byte loading process starts, either to confirm or modify default BOR thresholds, or to disable BOR permanently. Three BOR thresholds are available through



option bytes. The device remains in reset mode when  $V_{DD}$  is below a specified threshold,  $V_{POR/PDR}$  or  $V_{BOR}$ , without the need for an external reset circuit.

The device also features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}/V_{DDA}$  power supply and compares it to the  $V_{PVD}$  threshold. An interrupt can be generated when  $V_{DD}/V_{DDA}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}/V_{DDA}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

#### 3.18.2 Internal reset OFF

This feature is available only on packages featuring the PDR\_ON pin. The internal power-on reset (POR) / power-down reset (PDR) circuitry is disabled through the PDR\_ON pin.

An external power supply supervisor should monitor  $V_{DD}$  and NRST and should maintain the device in reset mode as long as  $V_{DD}$  is below a specified threshold. PDR\_ON should be connected to  $V_{SS}$ . Refer to Figure 6: Power supply supervisor interconnection with internal reset OFF.




Figure 6. Power supply supervisor interconnection with internal reset OFF

The  $V_{DD}$  specified threshold, below which the device must be maintained under reset, is 1.7 V (see *Figure 7*).

A comprehensive set of power-saving mode allows to design low-power applications.

When the internal reset is OFF, the following integrated features are no more supported:

- The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled
- The brownout reset (BOR) circuitry must be disabled
- The embedded programmable voltage detector (PVD) is disabled
- V<sub>BAT</sub> functionality is no more available and V<sub>BAT</sub> pin should be connected to V<sub>DD</sub>.

All the packages, except for the LQFP100, allow to disable the internal reset through the PDR\_ON signal when connected to  $V_{SS}$ .

31/256




Figure 7. PDR\_ON control with internal reset OFF

### 3.19 Voltage regulator

The regulator has four operating modes:

- Regulator ON
  - Main regulator mode (MR)
  - Low power regulator (LPR)
  - Power-down
- Regulator OFF

#### 3.19.1 Regulator ON

On packages embedding the BYPASS\_REG pin, the regulator is enabled by holding BYPASS\_REG low. On all other packages, the regulator is always enabled.

There are three power modes configured by software when the regulator is ON:

- MR mode used in Run/sleep modes or in Stop modes
  - In Run/Sleep modes

The MR mode is used either in the normal mode (default mode) or the over-drive mode (enabled by software). Different voltages scaling are provided to reach the best compromise between maximum frequency and dynamic power consumption. The over-drive mode allows operating at a higher frequency than the normal mode for a given voltage scaling.

- In Stop modes

The MR can be configured in two ways during stop mode:

MR operates in normal mode (default mode of MR in stop mode)

MR operates in under-drive mode (reduced leakage mode).

LPR is used in the Stop modes:

The LP regulator mode is configured by software when entering Stop mode.

Like the MR mode, the LPR can be configured in two ways during stop mode:

- LPR operates in normal mode (default mode when LPR is ON)
- LPR operates in under-drive mode (reduced leakage mode).
- Power-down is used in Standby mode.

The Power-down mode is activated only when entering in Standby mode. The regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption. The contents of the registers and SRAM are lost.

Refer to Table 3 for a summary of voltage regulator modes versus device operating modes.

Two external ceramic capacitors should be connected on  $V_{CAP-1}$  and  $V_{CAP-2}$  pin.

All packages have the regulator ON feature.

Table 3. Voltage regulator configuration mode versus device operating mode<sup>(1)</sup>

Voltage regulator configuration	Run mode	Sleep mode	Stop mode	Standby mode
Normal mode	MR	MR	MR or LPR	-
Over-drive mode <sup>(2)</sup>	MR	MR	-	-
Under-drive mode	-	-	MR or LPR	-
Power-down mode	-	-	-	Yes

<sup>1. &#</sup>x27;-' means that the corresponding configuration is not available.

#### 3.19.2 Regulator OFF

This feature is available only on packages featuring the BYPASS\_REG pin. The regulator is disabled by holding BYPASS\_REG high. The regulator OFF mode allows to supply externally a  $V_{12}$  voltage source through  $V_{CAP\ 1}$  and  $V_{CAP\ 2}$  pins.

Since the internal voltage scaling is not managed internally, the external voltage value must be aligned with the targeted maximum frequency. The two 2.2  $\mu$ F ceramic capacitors should be replaced by two 100 nF decoupling capacitors.

When the regulator is OFF, there is no more internal monitoring on  $V_{12}$ . An external power supply supervisor should be used to monitor the  $V_{12}$  of the logic power domain. PA0 pin should be used for this purpose, and act as power-on reset on  $V_{12}$  power domain.

In the regulator OFF mode, the following features are no more supported:

- PA0 cannot be used as a GPIO pin since it allows to reset a part of the V<sub>12</sub> logic power domain which is not reset by the NRST pin.
- As long as PA0 is kept low, the debug mode cannot be used under power-on reset. As a consequence, PA0 and NRST pins must be managed separately if the debug connection under reset or pre-reset is required.
- The over-drive and under-drive modes are not available.
- The Standby mode is not available.

DS11532 Rev 8 33/256

<sup>2.</sup> The over-drive mode is not available when  $V_{DD}$  = 1.7 to 2.1 V.

External V<sub>CAP\_1/2</sub> power supply supervisor Ext. reset controller active when V<sub>CAP\_1/2</sub> < Min V<sub>12</sub>

PA0 NRST

V<sub>DD</sub>

BYPASS\_REG

V12

V<sub>CAP\_1</sub>

V<sub>CAP\_2</sub>

ai18498V3

Figure 8. Regulator OFF

The following conditions must be respected:

- V<sub>DD</sub> should always be higher than V<sub>CAP\_1</sub> and V<sub>CAP\_2</sub> to avoid current injection between power domains.
- If the time for V<sub>CAP\_1</sub> and V<sub>CAP\_2</sub> to reach V<sub>12</sub> minimum value is faster than the time for V<sub>DD</sub> to reach 1.7 V, then PA0 should be kept low to cover both conditions: until V<sub>CAP\_1</sub> and V<sub>CAP\_2</sub> reach V<sub>12</sub> minimum value and until V<sub>DD</sub> reaches 1.7 V (see *Figure 9*).
- Otherwise, if the time for V<sub>CAP\_1</sub> and V<sub>CAP\_2</sub> to reach V<sub>12</sub> minimum value is slower than the time for V<sub>DD</sub> to reach 1.7 V, then PA0 could be asserted low externally (see Figure 10).
- If V<sub>CAP\_1</sub> and V<sub>CAP\_2</sub> go below V<sub>12</sub> minimum value and V<sub>DD</sub> is higher than 1.7 V, then a
  reset must be asserted on PA0 pin.

Note: The minimum value of  $V_{12}$  depends on the maximum frequency targeted in the application.








Figure 9. Startup in regulator OFF: slow  $V_{DD}$  slope - power-down reset risen after  $V_{CAP\ 1}, V_{CAP\ 2}$  stabilization

1. This figure is valid whatever the internal reset mode (ON or OFF).





1. This figure is valid whatever the internal reset mode (ON or OFF).

#### 3.19.3 Regulator ON/OFF and internal reset ON/OFF availability

Package	Regulator ON	Regulator OFF	Internal reset ON	Internal reset OFF	
LQFP100	Yes	No	Yes	No	
LQFP144, LQFP208	165	NO			
LQFP176, UFBGA176, TFBGA100, TFBGA216	Yes BYPASS_REG set to V <sub>SS</sub>	Yes BYPASS_REG set to V <sub>DD</sub>	Yes PDR_ON set to V <sub>DD</sub>	Yes PDR_ON set to V <sub>SS</sub>	
WLCSP180	Ye	S <sup>(1)</sup>			

Table 4. Regulator ON/OFF and internal reset ON/OFF availability

#### 3.20 Real-time clock (RTC), backup SRAM and backup registers

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms.

- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy.
- Three anti-tamper detection pins with programmable filter.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to V<sub>BAT</sub> mode.
- 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable resolution and period.

The RTC and the 32 backup registers are supplied through a switch that takes power either from the  $V_{DD}$  supply when present or from the  $V_{RAT}$  pin.

The backup registers are 32-bit registers used to store 128 bytes of user application data when VDD power is not present. They are not reset by a system or power reset, or when the device wakes up from Standby mode.

<sup>1.</sup> Available only on dedicated part number. Refer to Section 8: Ordering information.

The RTC clock sources can be:

- A 32.768 kHz external crystal (LSE)
- An external resonator or oscillator(LSE)
- The internal low power RC oscillator (LSI, with typical frequency of 32 kHz)
- The high-speed external clock (HSE) divided by 32

The RTC is functional in  $V_{BAT}$  mode and in all low-power modes when it is clocked by the LSE. When clocked by the LSI, the RTC is not functional in  $V_{BAT}$  mode, but is functional in all low-power modes.

All RTC events (Alarm, WakeUp Timer, Timestamp or Tamper) can generate an interrupt and wakeup the device from the low-power modes.

## 3.21 Low-power modes

The devices support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

#### Stop mode

The Stop mode achieves the lowest power consumption while retaining the contents of SRAM and registers. All clocks in the 1.2 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled.

The voltage regulator can be put either in main regulator mode (MR) or in low-power mode (LPR). Both modes can be configured as follows (see *Table 5: Voltage regulator modes in stop mode*):

- Normal mode (default mode when MR or LPR is enabled)
- Under-drive mode.

The device can be woken up from the Stop mode by any of the EXTI line (the EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm / wakeup / tamper / time stamp events, the USB OTG FS/HS wakeup or the Ethernet wakeup and LPTIM1 asynchronous interrupt).

 Voltage regulator configuration
 Main regulator (MR)
 Low-power regulator (LPR)

 Normal mode
 MR ON
 LPR ON

 Under-drive mode
 MR in under-drive mode
 LPR in under-drive mode

Table 5. Voltage regulator modes in stop mode

#### Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.2 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering

4

Standby mode, the SRAM and register contents are lost except for registers in the backup domain and the backup SRAM when selected.

The device exits the Standby mode when an external reset (NRST pin), an IWDG reset, a rising or falling edge on one of the 6 WKUP pins (PA0, PA2, PC1, PC13, PI8, PI11), or an RTC alarm / wakeup / tamper /time stamp event occurs.

The Standby mode is not supported when the embedded voltage regulator is bypassed and the 1.2 V domain is controlled by an external power.

# 3.22 V<sub>BAT</sub> operation

The  $V_{BAT}$  pin allows to power the device  $V_{BAT}$  domain from an external battery, an external supercapacitor, or from  $V_{DD}$  when no external battery and an external supercapacitor are present.

 $V_{BAT}$  operation is activated when  $V_{DD}$  is not present.

The V<sub>BAT</sub> pin supplies the RTC, the backup registers and the backup SRAM.

Note: When the microcontroller is supplied from  $V_{BAT}$ , external interrupts and RTC alarm/events do not exit it from  $V_{BAT}$  operation.

When the PDR\_ON pin is connected to  $V_{SS}$  (Internal Reset OFF), the  $V_{BAT}$  functionality is no more available and the  $V_{BAT}$  pin should be connected to  $V_{DD}$ .

# 3.23 Timers and watchdogs

The devices include two advanced-control timers, eight general-purpose timers, two basic timers and two watchdog timers.

All timer counters can be frozen in debug mode.

Table 6 compares the features of the advanced-control, general-purpose and basic timers.



Table 6. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complem entary output	Max interface clock (MHz)	Max timer clock (MHz) <sup>(1)</sup>
Advanced -control	TIM1, TIM8	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	Yes	108	216
	TIM2, TIM5	32-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	54	108/216
	TIM3, TIM4	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	54	108/216
General	TIM9	16-bit	Up	Any integer between 1 and 65536	No	2	No	108	216
purpose	TIM10, TIM11	16-bit	Up	Any integer between 1 and 65536	No	1	No	108	216
	TIM12	16-bit	Up	Any integer between 1 and 65536	No	2	No	54	108/216
	TIM13, TIM14 16-bit		Up	Any integer between 1 and 65536	No	1	No	54	108/216
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No	54	108/216

The maximum timer clock is either 108 or 216 MHz depending on TIMPRE bit configuration in the RCC\_DCKCFGR register.



#### 3.23.1 Advanced-control timers (TIM1, TIM8)

The advanced-control timers (TIM1, TIM8) can be seen as three-phase PWM generators multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead times. They can also be considered as complete general-purpose timers. Their 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge- or center-aligned modes)
- One-pulse mode output

If configured as standard 16-bit timers, they have the same features as the general-purpose TIMx timers. If configured as 16-bit PWM generators, they have full modulation capability (0-100%).

The advanced-control timer can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

TIM1 and TIM8 support independent DMA request generation.

#### 3.23.2 General-purpose timers (TIMx)

There are ten synchronizable general-purpose timers embedded in the STM32F76xxx devices (see *Table 6* for differences).

#### TIM2, TIM3, TIM4, TIM5

The STM32F76xxx include 4 full-featured general-purpose timers: TIM2, TIM5, TIM3, and TIM4. The TIM2 and TIM5 timers are based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. The TIM3 and TIM4 timers are based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They all feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input capture/output compare/PWMs on the largest packages.

The TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timers TIM1 and TIM8 via the Timer Link feature for synchronization or event chaining.

Any of these general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 4 hall-effect sensors.

#### TIM9, TIM10, TIM11, TIM12, TIM13, and TIM14

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM10, TIM11, TIM13, and TIM14 feature one independent channel, whereas TIM9 and TIM12 have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.

#### 3.23.3 Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger and waveform generation. They can also be used as a generic 16-bit time base.

TIM6 and TIM7 support independent DMA request generation.

### 3.23.4 Low-power timer (LPTIM1)

The low-power timer has an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous / one-shot mode
- Selectable software / hardware input trigger
- Selectable clock source:
- Internal clock source: LSE, LSI, HSI or APB clock
- External clock source over LPTIM input (working even with no internal clock source running, used by the Pulse Counter Application)
- Programmable digital glitch filter
- Encoder mode

### 3.23.5 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.

### 3.23.6 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

#### 3.23.7 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard downcounter. It features:

- A 24-bit downcounter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

DS11532 Rev 8 41/256

# 3.24 Inter-integrated circuit interface (I<sup>2</sup>C)

The devices embed 4 I2C. Refer to table *Table 7: I2C implementation* for the features implementation.

The I<sup>2</sup>C bus interface handles communications between the microcontroller and the serial I<sup>2</sup>C bus. It controls all I<sup>2</sup>C bus-specific sequencing, protocol, arbitration and timing.

#### The I2C peripheral supports:

- I<sup>2</sup>C-bus specification and user manual rev. 5 compatibility:
  - Slave and master modes, multimaster capability
  - Standard-mode (Sm), with a bitrate up to 100 kbit/s
  - Fast-mode (Fm), with a bitrate up to 400 kbit/s
  - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
  - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
  - Programmable setup and hold times
  - Optional clock stretching
- System Management Bus (SMBus) specification rev 2.0 compatibility:
  - Hardware PEC (Packet Error Checking) generation and verification with ACK control
  - Address resolution protocol (ARP) support
  - SMBus alert
- Power System Management Protocol (PMBus<sup>TM</sup>) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent from the PCLK reprogramming.
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

**Table 7. I2C implementation** 

I2C features <sup>(1)</sup>	I2C1	I2C2	I2C3	I2C4
Standard-mode (up to 100 kbit/s)	Χ	X	X	Х
Fast-mode (up to 400 kbit/s)	Х	Х	Х	Х
Fast-mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)	Х	Х	Х	Х
Programmable analog and digital noise filters	Х	Х	Х	Х
SMBus/PMBus hardware support	X	Х	Х	Х
Independent clock	Х	Х	Х	Х

1. X: supported.

# 3.25 Universal synchronous/asynchronous receiver transmitters (USART)

The devices embed USART. Refer to *Table 8: USART implementation* for the features implementation.

The universal synchronous asynchronous receiver transmitter (USART) offers a flexible means of full-duplex data exchange with external equipment requiring an industry standard NRZ asynchronous serial data format.

The USART peripheral supports:

- Full-duplex asynchronous communications
- Configurable oversampling method by 16 or 8 to give flexibility between speed and clock tolerance
- Dual clock domain allowing convenient baud rate programming independent from the PCLK reprogramming
- A common programmable transmit and receive baud rate of up to 27 Mbit/s when the USART clock source is system clock frequency (max is 216 MHz) and oversampling by 8 is used.
- Auto baud rate detection
- Programmable data word length (7 or 8 or 9 bits) word length
- Programmable data order with MSB-first or LSB-first shifting
- Programmable parity (odd, even, no parity)
- Configurable stop bits (1 or 1.5 or 2 stop bits)
- Synchronous mode and clock output for synchronous communications
- Single-wire half-duplex communications
- Separate signal polarity control for transmission and reception
- Swappable Tx/Rx pin configuration
- Hardware flow control for modem and RS-485 transceiver
- Multiprocessor communications
- LIN master synchronous break send capability and LIN slave break detection capability
- IrDA SIR encoder decoder supporting 3/16 bit duration for normal mode
- Smartcard mode ( T=0 and T=1 asynchronous protocols for Smartcards as defined in the ISO/IEC 7816-3 standard )
- Support for Modbus communication

Table 8 summarizes the implementation of all U(S)ARTs instances

Table 8. USART implementation

features <sup>(1)</sup>	USART1/2/3/6	UART4/5/7/8
Data Length	7, 8 and	I 9 bits
Hardware flow control for modem	X	Х
Continuous communication using DMA	Х	Х
Multiprocessor communication	X	Х
Synchronous mode	Х	-



DS11532 Rev 8 43/256

features <sup>(1)</sup>	USART1/2/3/6	UART4/5/7/8
Smartcard mode	X	-
Single-wire half-duplex communication	X	Х
IrDA SIR ENDEC block	X	Х
LIN mode	X	Х
Dual clock domain	X	Х
Receiver timeout interrupt	X	Х
Modbus communication	X	Х
Auto baud rate detection	X	Х
Driver Enable	Х	Х

Table 8. USART implementation (continued)

# 3.26 Serial peripheral interface (SPI)/inter- integrated sound interfaces (I2S)

The devices feature up to six SPIs in slave and master modes in full-duplex and simplex communication modes. SPI1, SPI4, SPI5, and SPI6 can communicate at up to 54 Mbits/s, SPI2 and SPI3 can communicate at up to 27 Mbit/s. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable from 4 to 16 bits. The SPI interfaces support NSS pulse mode, TI mode and Hardware CRC calculation. All the SPIs can be served by the DMA controller.

Three standard I<sup>2</sup>S interfaces (multiplexed with SPI1, SPI2 and SPI3) are available. They can be operated in master or slave mode, in simplex communication modes, and can be configured to operate with a 16-/32-bit resolution as an input or output channel. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I<sup>2</sup>S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

All I2Sx can be served by the DMA controller.

# 3.27 Serial audio interface (SAI)

The devices embed two serial audio interfaces.

The serial audio interface is based on two independent audio subblocks which can operate as transmitter or receiver with their FIFO. Many audio protocols are supported by each block: I2S standards, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF output, supporting audio sampling frequencies from 8 kHz up to 192 kHz. Both subblocks can be configured in master or in slave mode.

In master mode, the master clock can be output to the external DAC/CODEC at 256 times of the sampling frequency.

The two sub-blocks can be configured in synchronous mode when full-duplex mode is required.



<sup>1.</sup> X: supported.

SAI1 and SAI2 can be served by the DMA controller

## 3.28 SPDIFRX Receiver Interface (SPDIFRX)

The SPDIFRX peripheral, is designed to receive an S/PDIF flow compliant with IEC-60958 and IEC-61937. These standards support simple stereo streams up to high sample rate, and compressed multi-channel surround sound, such as those defined by Dolby or DTS (up to 5.1).

The main features of the SPDIFRX are the following:

- Up to 4 inputs available
- Automatic symbol rate detection
- Maximum symbol rate: 12.288 MHz
- Stereo stream from 32 to 192 kHz supported
- Supports Audio IEC-60958 and IEC-61937, consumer applications
- · Parity bit management
- Communication using DMA for audio samples
- Communication using DMA for control and user channel information
- Interrupt capabilities

The SPDIFRX receiver provides all the necessary features to detect the symbol rate, and decode the incoming data stream. The user can select the wanted SPDIF input, and when a valid signal is available, the SPDIFRX re-samples the incoming signal, decodes the manchester stream, recognizes frames, sub-frames and blocks elements. It delivers to the CPU decoded data, and associated status flags.

The SPDIFRX also offers a signal named spdif\_frame\_sync, which toggles at the S/PDIF sub-frame rate that is used to compute the exact sample rate for clock drift algorithms.

# 3.29 Audio PLL (PLLI2S)

The devices feature an additional dedicated PLL for audio I<sup>2</sup>S and SAI applications. It allows to achieve error-free I<sup>2</sup>S sampling clock accuracy without compromising on the CPU performance, while using USB peripherals.

The PLLI2S configuration can be modified to manage an I<sup>2</sup>S/SAI sample rate change without disabling the main PLL (PLL) used for CPU, USB and Ethernet interfaces.

The audio PLL can be programmed with very low error to obtain sampling rates ranging from 8 KHz to 192 KHz.

In addition to the audio PLL, a master clock input pin can be used to synchronize the  $I^2S/SAI$  flow with an external PLL (or Codec output).

# 3.30 Audio and LCD PLL (PLLSAI)

An additional PLL dedicated to audio and LCD-TFT is used for SAI1 peripheral in case the PLLI2S is programmed to achieve another audio sampling frequency (49.152 MHz or 11.2896 MHz) and the audio application requires both sampling frequencies simultaneously.

The PLLSAI is also used to generate the LCD-TFT clock.



DS11532 Rev 8 45/256

## 3.31 SD/SDIO/MMC card host interface (SDMMC)

SDMMC host interfaces are available, that support the MultiMediaCard System Specification Version 4.2 in three different databus modes: 1-bit (default), 4-bit and 8-bit.

The interface allows data transfer at up to 50 MHz, and is compliant with the SD Memory Card Specification Version 2.0.

The SDMMC Card Specification Version 2.0 is also supported with two different databus modes: 1-bit (default) and 4-bit.

The current version supports only one SD/SDMMC/MMC4.2 card at any one time and a stack of MMC4.1 or previous.

The SDMMC can be served by the DMA controller

# 3.32 Ethernet MAC interface with dedicated DMA and IEEE 1588 support

The devices provide an IEEE-802.3-2002-compliant media access controller (MAC) for ethernet LAN communications through an industry-standard medium-independent interface (MII) or a reduced medium-independent interface (RMII). The microcontroller requires an external physical interface device (PHY) to connect to the physical LAN bus (twisted-pair, fiber, etc.). The PHY is connected to the device MII port using 17 signals for MII or 9 signals for RMII, and can be clocked using the 25 MHz (MII) from the microcontroller.

The devices include the following features:

- Supports 10 and 100 Mbit/s rates
- Dedicated DMA controller allowing high-speed transfers between the dedicated SRAM and the descriptors
- Tagged MAC frame support (VLAN support)
- Half-duplex (CSMA/CD) and full-duplex operation
- MAC control sublayer (control frames) support
- 32-bit CRC generation and removal
- Several address filtering modes for physical and multicast address (multicast and group addresses)
- 32-bit status code for each transmitted or received frame
- Internal FIFOs to buffer transmit and receive frames. The transmit FIFO and the receive FIFO are both 2 Kbytes.
- Supports hardware PTP (precision time protocol) in accordance with IEEE 1588 2008 (PTP V2) with the time stamp comparator connected to the TIM2 input
- Triggers interrupt when system time becomes greater than target time

## 3.33 Controller area network (bxCAN)

The three CANs are compliant with the 2.0A and B (active) specifications with a bit rate up to 1 Mbit/s. They can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three transmit mailboxes, two receive FIFOS with 3 stages and 28 shared scalable filter banks (all of them can be used even if one CAN is used). 256 bytes of SRAM are allocated for CAN1 and CAN2. 512 bytes of SRAM are dedicated for CAN3.

# 3.34 Universal serial bus on-the-go full-speed (OTG\_FS)

The devices embed an USB OTG full-speed device/host/OTG peripheral with integrated transceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and with the OTG 2.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

The major features are:

- Combined Rx and Tx FIFO size of 1.28 Kbytes with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 1 bidirectional control endpoint + 5 IN endpoints + 5 OUT endpoints
- 12 host channels with periodic OUT support
- Software configurable to OTG1.3 and OTG2.0 modes of operation
- USB 2.0 LPM (Link Power Management) support
- Battery Charging Specification Revision 1.2 support
- Internal FS OTG PHY support
- HNP/SNP/IP inside (no need for any external resistor)

For the OTG/Host modes, a power switch is needed in case bus-powered devices are connected

# 3.35 Universal serial bus on-the-go high-speed (OTG\_HS)

The devices embed a USB OTG high-speed (up to 480 Mbit/s) device/host/OTG peripheral. The USB OTG HS supports both full-speed and high-speed operations. It integrates the transceivers for full-speed operation (12 Mbit/s) and features a UTMI low-pin interface (ULPI) for high-speed operation (480 Mbit/s). When using the USB OTG HS in HS mode, an external PHY device connected to the ULPI is required.

The USB OTG HS peripheral is compliant with the USB 2.0 specification and with the OTG 2.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

The major features are:

- Combined Rx and Tx FIFO size of 4 Kbytes with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 8 bidirectional endpoints
- 16 host channels with periodic OUT support



DS11532 Rev 8 47/256

- Software configurable to OTG1.3 and OTG2.0 modes of operation
- USB 2.0 LPM (Link Power Management) support
- Battery Charging Specification Revision 1.2 support
- Internal FS OTG PHY support
- External HS or HS OTG operation supporting ULPI in SDR mode. The OTG PHY is connected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.
- Internal USB DMA
- HNP/SNP/IP inside (no need for any external resistor)
- for OTG/Host modes, a power switch is needed in case bus-powered devices are connected

# 3.36 High-definition multimedia interface (HDMI) - consumer electronics control (CEC)

The devices embed a HDMI-CEC controller that provides hardware support for the Consumer Electronics Control (CEC) protocol (Supplement 1 to the HDMI standard).

This protocol provides high-level control functions between all audiovisual products in an environment. It is specified to operate at low speeds with minimum processing and memory overhead. It has a clock domain independent from the CPU clock, allowing the HDMI-CEC controller to wakeup the MCU from Stop mode on data reception.

# 3.37 Digital camera interface (DCMI)

The devices embed a camera interface that can connect with camera modules and CMOS sensors through an 8-bit to 14-bit parallel interface, to receive video data. The camera interface can sustain a data transfer rate up to 54 Mbytes/s in 8-bit mode at 54 MHz. It features:

- Programmable polarity for the input pixel clock and synchronization signals
- Parallel data communication can be 8-, 10-, 12- or 14-bit
- Supports 8-bit progressive video monochrome or raw bayer format, YCbCr 4:2:2 progressive video, RGB 565 progressive video or compressed data (like JPEG)
- Supports continuous mode or snapshot (a single frame) mode
- Capability to automatically crop the image

## 3.38 Management Data Input/Output (MDIO) slaves

The devices embed a MDIO slave interface it includes the following features:

- 32 MDIO Registers addresses, each of which is managed using separate input and output data registers:
  - 32 x 16-bit firmware read/write, MDIO read-only output data registers
  - 32 x 16-bit firmware read-only, MDIO write-only input data registers
- Configurable slave (port) address
- Independently maskable interrupts/events:
  - MDIO Register write
  - MDIO Register read
  - MDIO protocol error
- Able to operate in and wake up from STOP mode

## 3.39 Random number generator (RNG)

The RNG is a true random number generator that provides full entropy outputs to the application as 32-bit samples. It is composed of a live entropy source (analog) and an internal conditioning component.

All the devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

# 3.40 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.

The I/O configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the I/Os registers.

A fast I/O handling allows a maximum I/O toggling up to 108 MHz.

# 3.41 Analog-to-digital converters (ADCs)

Three 12-bit analog-to-digital converters are embedded and each ADC shares up to 16 external channels, performing conversions in the single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold

The ADC can be served by the DMA controller. An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

4

DS11532 Rev 8 49/256

To synchronize A/D conversion and timers, the ADCs could be triggered by any of TIM1, TIM2, TIM3, TIM4, TIM5, or TIM8 timer.

## 3.42 Digital filter for Sigma-Delta Modulators (DFSDM)

The devices embed one DFSDM with 4 digital filters modules and 8 external input serial channels (transceivers) or alternately 8 internal parallel inputs support. The DFSDM peripheral is dedicated to interface the external  $\Sigma\Delta$  modulators to microcontroller and then to perform digital filtering of the received data streams (which represent analog value on  $\Sigma\Delta$  modulators inputs). The DFSDM can also interface PDM (Pulse Density Modulation) microphones and perform PDM to PCM conversion and filtering in hardware. The DFSDM features optional parallel data stream inputs from microcontrollers memory (through DMA/CPU transfers into DFSDM). The DFSDM transceivers support several serial interface formats (to support various  $\Sigma\Delta$  modulators). The DFSDM digital filter modules perform digital processing according user selected filter parameters with up to 24-bit final ADC resolution.

#### The DFSDM peripheral supports:

- 8 multiplexed input digital serial channels:
  - Configurable SPI interface to connect various SD modulator(s)
  - Configurable Manchester coded 1 wire interface support
  - PDM (Pulse Density Modulation) microphone input support
  - Maximum input clock frequency up to 20 MHz (10 MHz for Manchester coding)
  - Clock output for SD modulator(s): 0..20 MHz
- Alternative inputs from 8 internal digital parallel channels (up to 16 bit input resolution):
  - internal sources: device memory data streams (DMA)
- 4 digital filter modules with adjustable digital signal processing:
  - Sincxfilter: filter order/type (1..5), oversampling ratio (up to 1..1024)
  - integrator: oversampling ratio (1..256)
- Up to 24-bit output data resolution, signed output data format
- Automatic data offset correction (offset stored in register by user)
- Continuous or single conversion
- Start-of-conversion triggered by:
  - Software trigger
  - Internal timers
  - External events
  - Start-of-conversion synchronously with first digital filter module (DFSDM0)
- Analog watchdog feature:
  - Low value and high value data threshold registers
  - Dedicated configurable Sincx digital filter (order = 1..3, oversampling ratio = 1..32)
  - Input from final output data or from selected input digital serial channels
  - Continuous monitoring independently from standard conversion
- Short circuit detector to detect saturated analog input values (bottom and top range):
  - Up to 8-bit counter to detect 1..256 consecutive 0's or 1's on serial data stream
  - Monitoring continuously each input serial channel



- Break signal generation on analog watchdog event or on short circuit detector event
- Extremes detector:
  - Storage of minimum and maximum values of final conversion data
  - Refreshed by software
- DMA capability to read the final conversion data
- Interrupts: end of conversion, overrun, analog watchdog, short circuit, input serial channel clock absence
- "regular" or "injected" conversions:
  - "regular" conversions can be requested at any time or even in continuous mode without having any impact on the timing of "injected" conversions
  - "injected" conversions for precise timing and with high conversion priority

**Table 9. DFSDM implementation** 

DFSDM features	DFSDM1
Number of filters: x (DFSDM_FLTx)	4
Number of input transceivers/channels: y (DFSDM_CHy)	8
Internal ADC parallel input support	-
Number of external triggers (JEXTSEL size)	32
ID register support	-



## 3.43 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with the temperature. The conversion range is between 1.7 V and 3.6 V. The temperature sensor is internally connected to the same input channel as  $V_{BAT}$ , ADC1\_IN18, which is used to convert the sensor output voltage into a digital value. When the temperature sensor and  $V_{BAT}$  conversion are enabled at the same time, only  $V_{BAT}$  conversion is performed.

As the offset of the temperature sensor varies from chip to chip due to process variation, the internal temperature sensor is mainly suitable for applications that detect temperature changes instead of absolute temperatures. If an accurate temperature reading is needed, then an external temperature sensor part should be used.

# 3.44 Digital-to-analog converter (DAC)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs.

This dual digital Interface supports the following features:

- Two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- External triggers for conversion
- Input voltage reference V<sub>RFF+</sub>

Eight DAC trigger inputs are used in the device. The DAC channels are triggered through the timer update outputs that are also connected to different DMA streams.

# 3.45 Serial wire JTAG debug port (SWJ-DP)

The Arm SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

The debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

# 3.46 Embedded Trace Macrocell™

The Arm embedded trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F76xxx through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or



any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.

## 3.47 DSI Host (DSIHOST)

The DSI Host is a dedicated peripheral for interfacing with MIPI<sup>®</sup> DSI compliant displays. It includes a dedicated video interface internally connected to the LTDC and a generic APB interface that can be used to transmit information to the display.

These interfaces are as follows:

- LTDC interface:
  - Used to transmit information in Video mode, in which the transfers from the host processor to the peripheral take the form of a real-time pixel stream (DPI).
  - Through a customized for mode, this interface can be used to transmit information in full bandwidth in the Adapted Command mode (DBI).
- APB slave interface:
  - Allows the transmission of generic information in Command mode, and follows a proprietary register interface.
  - Can operate concurrently with either LTDC interface in either Video mode or Adapted Command mode.
- Video mode pattern generator:
  - Allows the transmission of horizontal/vertical color bar and D-PHY BER testing pattern without any kind of stimuli.

The DSI Host main features:

- Compliant with MIPI<sup>®</sup> Alliance standards
- Interface with MIPI<sup>®</sup> D-PHY
- Supports all commands defined in the MIPI<sup>®</sup> Alliance specification for DCS:
  - Transmission of all Command mode packets through the APB interface
  - Transmission of commands in low-power and high-speed during Video mode
- Supports up to two D-PHY data lanes
- Bidirectional communication and escape mode support through data lane 0
- Supports non-continuous clock in D-PHY clock lane for additional power saving
- Supports Ultra Low-power mode with PLL disabled
- ECC and Checksum capabilities
- Support for End of Transmission Packet (EoTp)
- Fault recovery schemes
- 3D transmission support
- Configurable selection of system interfaces:
  - AMBA APB for control and optional support for Generic and DCS commands
  - Video Mode interface through LTDC
  - Adapted Command mode interface through LTDC
- Independently programmable Virtual Channel ID in

57

DS11532 Rev 8 53/256

- Video mode
- Adapted Command mode
- APB Slave

#### Video Mode interfaces features:

- LTDC interface color coding mappings into 24-bit interface:
  - 16-bit RGB, configurations 1, 2, and 3
  - 18-bit RGB, configurations 1 and 2
  - 24-bit RGB
- Programmable polarity of all LTDC interface signals
- Maximum resolution is limited by available DSI physical link bandwidth:
  - Number of lanes: 2
  - Maximum speed per lane: 500 Mbps1Gbps

#### Adapted interface features

Support for sending large amounts of data through the memory\_write\_start(WMS) and memory\_write\_continue(WMC) DCS commands

- LTDC interface color coding mappings into 24-bit interface:
  - 16-bit RGB, configurations 1, 2, and 3
  - 18-bit RGB, configurations 1 and 2
  - 24-bit RGB

#### Video mode pattern generator:

- Vertical and horizontal color bar generation without LTDC stimuli
- BER pattern without LTDC stimuli

**A**7/

# 4 Pinouts and pin description

3 PC14-OSC32\_IN□ PC15-OSC32\_OUT□ LQFP100 PAO-WKUP PA1 PA2 PA3 PA3 22 23 24 25 VDD C12
VDD C12
VDD C12
VDD C12
VDD C13
VDD C1 MSv34171V2

Figure 11. STM32F76xxx LQFP100 pinout

1. The above figure shows the package top view.



Figure 12. STM32F76xxx TFBGA100 pinout 1 2 3 4 5 6 7 8 9 10 PC13 (PE2) (PB4) (PB3) PA13 PC14 (PB9) (PB7) (PA15) (PA14) Α (VBAT) (PE3) (PB8) PB6 PD5 (PD2) PC10 (PC19 (PA12 (PC11) В (vss) PE4 (PE1) (PB5) (PD6) (PD3) (PA9) (PA11) С (PC12) D (VDD) PE5 (PE0) **E**0010 (PD7) (PD4) (PD0) BYPASS REG Е PC2 (PE6) (vss) (CAP)\_2 (PD1) (PC7) (vss) (PC9) (NRST) F PC1 PC3 (VDD) VODUSB POR\_ON (VDD) (CAP\_1 G PA0 PA4 PC4 (PB2) PE10 PE14 (PD11) (PD15) (PA5) (PA1) PC5 (PE7) (PD10) (PE11) (PD14) Н (DD) (PB0) (PE8) (PD9) PA6 (E12) (PB10) J (PA2) (PB1) Κ (VDD) (PA7) (PB1) (PE9) (PE13) (PB11) (PB12) (PD8) (PD12)

47/


MSv40497V1

108 | V<sub>DD</sub> 107 | V<sub>SS</sub> 106 | V<sub>CAP\_2</sub> 105 | PA13 PE2 I 1 PE3 🗆 2 PE4 ☐ 3 PE5 ☐ 4 PE6 ☐ 104 PA 12 VBAT ☐ 6 103 PA11 PC13 口 102 PA 10 101 PA 9 PC14 🗖 8 PC15 ☐ 9 100 🗖 PA8 PF0 ☐ 10 99 PC9 PF1 ☐ 11 98 🗆 PC8 97 | PC7 96 | PC6 95 | V<sub>DDUSB</sub> PF2 12 PF3 🗖 13 PF4 ☐ 14 PF5 ☐ 15 94 | V<sub>SS</sub> 93 | PG8 V<sub>SS</sub> ☐ 16 V<sub>DD</sub> = 17 PF6 = 18 92 □ PG7 PG6 90 PG5 89 PG4 LQFP144 PF7 🗖 19 PF8 🗖 20 PF9 🗖 21 88 | PG3 PF10 ☐ 22 87 □ PG2 PH0 ☐ 23 86 PD15 85 PD14 84 V<sub>DD</sub> PH1 🗖 24 NRST 25 PC0 ☐ 26 PC1 ☐ 27 PC2 ☐ 28 80 PD11 79 PD10 PC3 ☐ 29 V<sub>DD</sub> □ 30 V<sub>SSA</sub>□ 31 78 | PD9 V<sub>REF+</sub>□ 32 V<sub>DDA</sub>□ 33 PA0□ 34 32 77 □PD8 76 PB15 75 PB14 74 PB13 73 PB12 PA1 ☐ 35 PA2□ 36  $\frac{1}{6} \frac{1}{6} \frac{1}$ MS39132V1

Figure 13. STM32F76xxx LQFP144 pinout



Figure 14. STM32F76xxx LQFP176 pinout




Ö

Figure 15. STM32F769xx LQFP176 pinout

PE2 🗆 ⊐PI0 PE3□ PE4□ 2 131 ⊐ V<sub>DD</sub> ⊐ Vss 130 4 5 6 7 8 9 129 □ V<sub>CAP\_2</sub> PE6 □ VBAT □ PI8 □ 128 □PA13 127 □PA12 PIBLE 7
PC13 | 8
PC14 | 9
PC15 | 1(
PI9 | 11
PI10 | 12
PI11 | 13
VSS | 14
VDD | 15
PF0 | 16
PF1 | 17
PF2 | 18
PF3 | 19
PF4 | 20
PF5 | 21
VSS | 22 126 5PA11 125 □PA10 124 □PA9 123 PA8 122 ⊐РС9 121 □PC8 □PC7 120 119 ⊐РС6 □V<sub>DDUSB</sub>
□V<sub>SS</sub>
□PG8 118 116 115 □PG7 114 □PG6 113 □PG5 □PG4 PF5 
VSS 112 LQFP176 with DSI 22 □PG3 VDD ☐ 23 PF6 ☐ 24 PF7 ☐ 25 110 ⊐PG2 □Vssdsi □DSI\_D1N □DSI\_D1P 109 108 107 106 □VDD12DSI 105 □DSI\_CKN 104 □DSI\_CKP PH0 ☐ 29 30 □Vssdsi □DSI\_D0N □DSI\_D0P PH1 □ NRST □ 103 31 102 PC0 □ 32 33 PC1 □ PC2 □ PC3 □ 100 □VCAPDSI 34 35 □V<sub>DDDSI</sub> 99 98 □PD15 VDD UVSSAUVREF+U 36 □PD14 □V<sub>DD</sub> 97 37 96 95 38 ⊐V<sub>SS</sub> VDDA = 39 □PD13 □PD12 40 41 42 43 93 PA1 92 □PD11 PD10 PA2 | PH2 | PH3 | 90 89 \_ ⊐PD8 BYPASS MS41054V1

1. The above figure shows the package top view.





#### Figure 16. STM32F76xxx UFBGA176 ballout

1. The above figure shows the package top view.

Note:

On the UFBGA176 package, the following balls are connected to Vss for package mechanical stability and for heat dissipation purposes:

F6, F7, F8, F9, F10, G6, G7, G8, G9, G10, H6, H7, H8, H9, H10, J6, J7, J8, J9, J10, K6, K7, K8, K9, K10.

4

Figure 17. STM32F769Ax/STM32F768Ax WLCSP180 ballout


	1	2	3	4	5	6	7	8	9	10	11	12	13
А	NC(1)	NC(1)	PA14(JTCK SWCLK)	PD0	PD4	(DDMMC)	PG10	VSS	PB5	BOOT0	VSS	NC(1)	NC(1)
В	NC(1)	VDD	PI1	PC10	PD3	vss	PG11	VDD	PB6	PE1	VDD	PI7	NC(1)
С	VCAP_2	vss	PI2	PC11	PD5	PG9	PG13	PB7	PE0	PDR_ON	PI6	PE4	VBAT
D	PA12	PA13(JTMS -SWDIO)	PI3	PC12	PD1	PD2	PG12	PB4(NJ TRST)	PB9	PI4	PI5	PE5	PC13
E	PC9	PA8	PA11	PIO	PH15	PD6	PD7	PB3(JTDO) TRACESWO)	PB8	PE2	PE6	PC15- OSC32 _IN	PC15- OSC32_ OUT
F	VSS	VDDUSB	PC7	PA9	PA10	PH13	PH14	PA15(JTDI)	PG15	PE3	PI11	VDD	vss
G	PG4	PG5	PG6	PG7	PG8	PC6		PC8	PG3	PI9	PF0	PF1	PF2
н	DSI_D1P	DSI_D1N	DSI_CKN	DSI_CKP	VSSDSI	VCAPDS		PB12	PG2	PI10	PF3	PF4	PF5
J	DSI_D0P	DSI_DON	VDD12DSI	PD12	PB13	PE10	PB2	PB1	VSS	PA2	PA1	VDD	vss
К	VDDDSI	PD15	PD11	PH9	PB10	PE11	PF12	PF14	VDD	РНЗ	PF10	PH0- OSC_IN	PH1- osc_out
L	PD14	PD13	PD9	PH10	PB11	PE12	PG1	PF13	PA4	PH2	NRST	PC0	PC1
М	VSS	PD10	PD8	PH11	PH8	PE15	PE7	VDD	PA7	PA3	VSSA	VDDA	PAO-WKUP
N	NC(1)	PB15	PB14	vss	vss	PE14	PE8	PG0	PF11	PA6	PH5	PH4	NC(1)
Р	NC(1)	NC(1)	PH12	VDD	VCAP_1	PE13	PE9	PF15	VSS	PB0	PA5	NC(1)	NC(1)
													MSv39614V1

- 1. NC ball must not be connected to GND nor to VDD.
- 2. The above figure shows the package top view.

47/

DS11532 Rev 8

Figure 18. STM32F76xxx LQFP208 pinout



<sup>1.</sup> The above figure shows the package top view.

LQFP208 with DSI MSv39124V1

Figure 19. STM32F769xx LQFP208 pinout



Figure 20. STM32F76xxx TFBGA216 ballout

Ţ	
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	
A (PE4) (PE3) (PE2) (PG14) (PE1) (PE0) (PB8) (PB5) (PB4) (PB3) (PD7) (PC12) (PA15) (PA14) (PA13)	
B (PE5) (PE6) (PB13) (PB9) (PB7) (PB6) (PG15) (PG11) (PJ13) (PJ12) (PD6) (PD0) (PC11) (PC10) (PA12)	
C (VBAT) (PI8) (PI4) (PK7) (PK6) (PK5) (PG12) (PG10) (PJ14) (PD5) (PD3) (PD1) (PI3) (PI2) (PA11)	
D (PC13) (PF0) (PI5) (PI7) (PI10) (PI6) (PK4) (PK3) (PG9) (PJ15) (PD4) (PD2) (PH15) (PI1) (PA10)	
E PC14 PF1 PI12 PI9 POR BOOTO VDD VDD VDD VCAP2 PH13 PH14 PI0 PA9	
F PC15 VSS P111 VDD VDD VSS VSS VSS VSS VSS VSS VDD PK1 PK2 PC9 PA8	
G PHO PF2 PI13 PI15 VDD VSS VDDUSB PJ11 PKO PC8 PC7	
H PH1 PF3 PI14 PH4 VDD VSS VSS VDD PJ8 PJ10 PG8 PC6	
J (NRST) (PF4) (PH5) (PH3) (VDD) (VSS) (VSS) (VDD) (PJ7) (PJ9) (PG6)	
K PF7 PF6 PF5 PH2 VDD VSS VSS VSS VSS VSS VDD PJ6 PD15 PB13 PD10	
L (PF10) (PF9) (PF8) (PC3) BYPAS\$-(VSS) (VDD) (VDD) (VDD) (VDD) (VDD) (VDD) (VDD) (VDD) (PD14) (PB12) (PD9) (PD8)	
M (VSSA) (PC0) (PC1) (PC2) (PB2) (PF12) (PG1) (PF15) (PJ4) (PD12) (PD13) (PG3) (PG2) (PJ5) (PH12)	
N (VREF) (PA1) (PA0) (PA4) (PC4) (PF13) (PG0) (PJ3) (PE8) (PD11) (PG5) (PG4) (PH7) (PH9) (PH11)	
P (REF+) (PA2) (PA6) (PA5) (PC5) (PF14) (PJ2) (PF11) (PE9) (PE14) (PB10) (PH6) (PH8) (PH10)	
R VDDA PA3 PA7 PB1 PB0 PJ0 PJ1 PE7 PE10 PE12 PE15 PE13 PB11 PB14 PB15	
	MS39129V1

47/

Figure 21. STM32F769xx TFBGA216 ballout

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	
A (PE4) (PE3) (PE2) (PG14) (PE1) (PE0) (PB8) (PB5) (PB4) (PB3) (PD7) (PC12) (PA15) (PA14) (PA13)	
B PE5 PE6 PG13 PB9 PB7 PB6 PG15 PG11 PJ13 PJ12 PD6 PC11 PC10 PA12	
C (VBAT) (PI8) (PI4) (PK7) (PK6) (PK5) (PG12) (PG10) (PJ14) (PD5) (PD3) (PD1) (PI3) (PI2) (PA11)	
D PC13 PF0 PI5 PI7 PI10 PI6 PK4 PK3 PG9 PJ15 PD4 PD2 PH15 PI1 PA10	
E PC14 PF1 PI12 PI9 PDR BOOTD VDD VDD VDD VCAP2 PH13 PH14 PI0 PA9	
F PC15 VSS P111 VDD VDD VSS VSS VSS VSS VSS VSS VDD DSL DSL PC9 PA8	
G PHO PF2 PI13 PI15 VDD VSS VDDUSB VSSDSI (VDD19 PC8 PC7)	
H (PH1) (PF3) (PH4) (VDD) (VSS) (VSS) (VDD)SI (DSI_CKP) (DSI_CKN) (PG8) (PC6)	
J (NRST) (PF4) (PH5) (PH3) (VDD) (VSS) (VSS) (VDD) (DSI (DDD) (DSI (DSI (DDD) (DSI (DDD) (DSI (DSI (DDD) (DSI (DSI (DSI (DDD) (DSI (DSI (DSI (DSI (DSI (DSI (DSI (DSI	
K (PF7) (PF6) (PH2) (VDD) (VSS) (VSS) (VSS) (VSS) (VSS) (VDD) (CAPD\$I (PD15) (PB13) (PD10)	
L (PF10) (PF9) (PF8) (PC3) BYPASS- (VSS) (VDD) (VDD) (VDD) (VDD) (VDD) (VDD) (VDD) (VDD) (PD14) (PB12) (PD9) (PD8)	
M (VSSA) (PC0) (PC1) (PC2) (PB2) (PF12) (PG1) (PF15) (PJ4) (PD12) (PD13) (PG3) (PG2) (PJ5) (PH12)	
N (VREF) (PA1) (PA0) (PA4) (PC4) (PF13) (PG0) (PJ3) (PE8) (PD11) (PG5) (PG4) (PH7) (PH9) (PH11)	
P (VREF+) (PA2) (PA6) (PA5) (PC5) (PF14) (PJ2) (PF11) (PE9) (PE14) (PB10) (PH6) (PH8) (PH10)	
R (VDDA) (PA3) (PA7) (PB1) (PB0) (PJ0) (PJ1) (PE7) (PE10) (PE12) (PE15) (PE13) (PB11) (PB14) (PB15)	
	V1

**LY/** 

DS11532 Rev 8

Table 10. Legend/abbreviations used in the pinout table

Name	Abbreviation	Definition							
Pin name		specified in brackets below the pin name, the pin function during and after as the actual pin name							
	S	Supply pin							
Pin type	I	Input only pin							
	I/O	Input / output pin							
	FT	5 V tolerant I/O							
I/O structure	TTa 3.3 V tolerant I/O directly connected to ADC								
i/O structure	B Dedicated BOOT pin								
	RST Bidirectional reset pin with weak pull-up resistor								
Notes	Unless otherwise	Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset							
Alternate functions	Functions selected	d through GPIOx_AFR registers							
Additional functions	Functions directly	selected/enabled through peripheral registers							

Table 11. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx pin and ball definitions

				Pin	Nun	nber										
		STM32F765xx STM32F768Ax STM32F767xx STM32F769xx							reset							
TFBGA100	LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	P11450	LQFP208	TFBGA216	Pin name (function after reset	Pin type	I/O structure	Notes	Alternate functions	Additional functions
А3	1	1	A2	1	1	А3	E10	1	1	A3	PE2	I/O	FT	-	TRACECLK, SPI4_SCK, SAI1_MCLK_A, QUADSPI_BK1_IO2, ETH_MII_TXD3, FMC_A23, EVENTOUT	-
В3	2	2	A1	2	2	A2	F10	2	2	A2	PE3	I/O	FT	-	TRACED0, SAI1_SD_B, FMC_A19, EVENTOUT	-

Table 11. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx pin and ball definitions (continued)

Pin Number											itions (co					
			32F7 32F7			П			M32F768Ax M32F769xx							
TFBGA100	LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216	Pin name (function after reset	Pin type	I/O structure	Notes	Alternate functions	Additional functions
С3	3	3	B1	3	3	A1	C12	3	3	A1	PE4	I/O	FT	-	TRACED1, SPI4_NSS, SAI1_FS_A, DFSDM1_DATIN3, FMC_A20, DCMI_D4, LCD_B0, EVENTOUT	-
D3	4	4	B2	4	4	B1	D12	4	4	B1	PE5	I/O	FT	-	TRACED2, TIM9_CH1, SPI4_MISO, SAI1_SCK_A, DFSDM1_CKIN3, FMC_A21, DCMI_D6, LCD_G0, EVENTOUT	-
E3	5	5	В3	5	5	B2	E11	5	5	B2	PE6	I/O	FT	-	TRACED3, TIM1_BKIN2, TIM9_CH2, SPI4_MOSI, SAI1_SD_A, SAI2_MCLK_B, FMC_A22, DCMI_D7, LCD_G1, EVENTOUT	-
-	-	-	1	-	-	G6	-	-	-	G6	VSS	s	-	-	-	-
-	-	-	-	-	-	F5	-	-	-	F5	VDD	S	-	-	-	-
B2	6	6	C1	6	6	C1	C13	6	6	C1	VBAT	S	-	-	-	-
-	-	-	D2	7	7	C2	NC	7	7	C2	PI8	I/O	FT	(2)	EVENTOUT	RTC_TAMP2/ RTC_TS/ WKUP5
A2	7	7	D1	8	8	D1	D13	8	8	D1	PC13	I/O	FT	(2)	EVENTOUT	RTC_TAMP1/ RTC_TS/ RTC_OUT/ WKUP4
A1	8	8	E1	9	9	E1	E12	9	9	E1	PC14- OSC32_IN	I/O	FT	(2) (3)	EVENTOUT	OSC32_IN
B1	9	9	F1	10	10	F1	E13	10	10	F1	PC15- OSC32_O UT	I/O	FT	(2)	EVENTOUT	OSC32_OUT
-	-	-	i	-	-	G5	-	-	-	G5	VDD	S	-	-	-	-
-	-	-	D3	11	11	E4	G10	11	11	E4	PI9	I/O	FT	-	UART4_RX, CAN1_RX, FMC_D30, LCD_VSYNC, EVENTOUT	-
-	-	-	E3	12	12	D5	H10	12	12	D5	PI10	I/O	FT	-	ETH_MII_RX_ER, FMC_D31, LCD_HSYNC, EVENTOUT	-
-	-	-	E4	13	13	F3	F11	13	13	F3	PI11	I/O	FT	-	LCD_G6, OTG_HS_ULPI_DIR, EVENTOUT	WKUP6
-	-	-	F2	14	14	F2	F13	14	14	F2	VSS	S	-	-	-	-



Table 11. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx pin and ball definitions (continued)

	Pin Number										4)					
			32F7 32F7					M32 M32			. reset					
TFBGA100	LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216	Pin name (function after reset	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	i	F3	15	15	F4	F12	15	15	F4	VDD	S	i	-	-	-
-	-	10	E2	16	16	D2	G11	16	16	D2	PF0	I/O	FT	-	I2C2_SDA, FMC_A0, EVENTOUT	-
-	-	11	НЗ	17	17	E2	G12	17	17	E2	PF1	I/O	FT	-	I2C2_SCL, FMC_A1, EVENTOUT	-
-	-	12	H2	18	18	G2	G13	18	18	G2	PF2	I/O	FT	-	I2C2_SMBA, FMC_A2, EVENTOUT	-
-	-	-	-	-	19	E3	NC	-	19	E3	PI12	I/O	FT	-	LCD_HSYNC, EVENTOUT	-
-	-	-	-	-	20	G3	NC	-	20	G3	PI13	I/O	FT	-	LCD_VSYNC, EVENTOUT	-
-	-	-	-	-	21	НЗ	NC	-	21	Н3	PI14	I/O	FT	-	LCD_CLK, EVENTOUT	-
-	-	13	J2	19	22	H2	H11	19	22	H2	PF3	I/O	FT	-	FMC_A3, EVENTOUT	ADC3_IN9
-	-	14	J3	20	23	J2	H12	20	23	J2	PF4	I/O	FT	-	FMC_A4, EVENTOUT	ADC3_IN14
-	-	15	K3	21	24	К3	H13	21	24	K3	PF5	I/O	FT	-	FMC_A5, EVENTOUT	ADC3_IN15
C2	10	16	G2	22	25	H6	J13	22	25	H6	VSS	S		-	-	-
D2	11	17	G3	23	26	H5	J12	23	26	H5	VDD	S	-	-	-	-
-	1	18	K2	24	27	K2	NC	24	27	K2	PF6	I/O	FT	1	TIM10_CH1, SPI5_NSS, SAI1_SD_B, UART7_RX, QUADSPI_BK1_IO3, EVENTOUT	ADC3_IN4
-	1	19	K1	25	28	K1	NC	25	28	K1	PF7	I/O	FT	1	TIM11_CH1, SPI5_SCK, SAI1_MCLK_B, UART7_TX, QUADSPI_BK1_IO2, EVENTOUT	ADC3_IN5
-	-	20	L3	26	29	L3	NC	26	29	L3	PF8	I/O	FT	-	SPI5_MISO, SAI1_SCK_B, UART7_RTS, TIM13_CH1, QUADSPI_BK1_IO0, EVENTOUT	ADC3_IN6
-	-	21	L2	27	30	L2	NC	27	30	L2	PF9	I/O	FT	-	SPI5_MOSI, SAI1_FS_B, UART7_CTS, TIM14_CH1, QUADSPI_BK1_IO1, EVENTOUT	ADC3_IN7
-	-	22	L1	28	31	L1	K11	28	31	L1	PF10	I/O	FT	-	QUADSPI_CLK, DCMI_D11, LCD_DE, EVENTOUT	ADC3_IN8
C1	12	23	G1	29	32	G1	K12	29	32	G1	PH0- OSC_IN	I/O	FT	(3)	EVENTOUT	OSC_IN

DS11532 Rev 8 68/256



Table 11. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx pin and ball definitions (continued)

Pin Number																
STM32F765xx STM32F768Ax STM32F767xx STM32F769xx											reset					
TFBGA100	LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216	Pin name (function after reset	Pin type	I/O structure	Notes	Alternate functions	Additional functions
D1	13	24	H1	30	33	H1	K13	30	33	H1	PH1- OSC_OUT	I/O	FT	(3)	EVENTOUT	OSC_OUT
E1	14	25	J1	31	34	J1	L11	31	34	J1	NRST	I/O	RS T	1	-	-
F1	15	26	M2	32	35	M2	L12	32	35	M2	PC0	I/O	FT	-	DFSDM1_CKIN0, DFSDM1_DATIN4, SAI2_FS_B, OTG_HS_ULPI_STP, FMC_SDNWE, LCD_R5, EVENTOUT	ADC1_IN10, ADC2_IN10, ADC3_IN10
F2	16	27	М3	33	36	M3	L13	33	36	M3	PC1	1/0	FT	1	TRACEDO, DFSDM1_DATINO, SPI2_MOSI/I2S2_SD, SAI1_SD_A, DFSDM1_CKIN4, ETH_MDC, MDIOS_MDC, EVENTOUT	ADC1_IN11, ADC2_IN11, ADC3_IN11, RTC_TAMP3/ WKUP3
E2	17	28	M4	34	37	M4	NC	34	37	M4	PC2	I/O	FT	1	DFSDM1_CKIN1, SPI2_MISO, DFSDM1_CKOUT, OTG_HS_ULPI_DIR, ETH_MII_TXD2, FMC_SDNE0, EVENTOUT	ADC1_IN12, ADC2_IN12, ADC3_IN12
F3	18	29	M5	35	38	L4	NC	35	38	L4	PC3	1/0	FT	1	DFSDM1_DATIN1, SPI2_MOSI/I2S2_SD, OTG_HS_ULPI_NXT, ETH_MII_TX_CLK, FMC_SDCKE0, EVENTOUT	ADC1_IN13, ADC2_IN13, ADC3_IN13
-	1	30	-	36	39	J5	-	36	39	J5	VDD	S	-	1	-	-
-	-	-	-	-	-	J6	-	-	-	J6	VSS	S	-	-	-	-
G1	19	31	M1	37	40	M1	M11	37	40	M1	VSSA	S	-	-	-	-
-	-	-	N1	-	-	N1	-	-	-	N1	VREF-	S	-	-	-	-
-	20	32	P1	38	41	P1	-	38	41	P1	VREF+	S	-	-	-	-
H1	21	33	R1 N3	40	43	R1 N3	M12	40	43	R1 N3	PA0- WKUP	S I/O	- FT	(4)	TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, SAI2_SD_B, ETH_MII_CRS, EVENTOUT	ADC1_IN0, ADC2_IN0, ADC3_IN0, WKUP1



Table 11. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx pin and ball definitions (continued)

Pin Number																
STM32F765xx STM32F768Ax STM32F767xx STM32F769xx											reset					
TFBGA100	LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216	Pin name (function after reset	Pin type	I/O structure	Notes	Alternate functions	Additional functions
H2	23	35	N2	41	44	N2	J11	41	44	N2	PA1	I/O	FT	-	TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCLK_B, ETH_MII_RX_CLK/ETH_RMII_ REF_CLK, LCD_R2, EVENTOUT	ADC1_IN1, ADC2_IN1, ADC3_IN1
J2	24	36	P2	42	45	P2	J10	42	45	P2	PA2	I/O	FT	-	TIM2_CH3, TIM5_CH3, TIM9_CH1, USART2_TX, SAI2_SCK_B, ETH_MDIO, MDIOS_MDIO, LCD_R1, EVENTOUT	ADC1_IN2, ADC2_IN2, ADC3_IN2, WKUP2
-	-	1	F4	43	46	K4	L10	43	46	K4	PH2	I/O	FT	-	LPTIM1_IN2, QUADSPI_BK2_IO0, SAI2_SCK_B, ETH_MII_CRS, FMC_SDCKE0, LCD_R0, EVENTOUT	-
-	-	1	G4	44	47	J4	K10	44	47	J4	PH3	I/O	FT	-	QUADSPI_BK2_IO1, SAI2_MCLK_B, ETH_MII_COL, FMC_SDNE0, LCD_R1, EVENTOUT	-
-	-	-	H4	45	48	H4	N12	45	48	H4	PH4	I/O	FT	-	I2C2_SCL, LCD_G5, OTG_HS_ULPI_NXT, LCD_G4, EVENTOUT	-
-	1	1	J4	46	49	J3	N11	46	49	J3	PH5	I/O	FT	-	I2C2_SDA, SPI5_NSS, FMC_SDNWE, EVENTOUT	-
K2	25	37	R2	47	50	R2	M10	47	50	R2	PA3	I/O	FT	-	TIM2_CH4, TIM5_CH4, TIM9_CH2, USART2_RX, LCD_B2, OTG_HS_ULPI_D0, ETH_MII_COL, LCD_B5, EVENTOUT	ADC1_IN3, ADC2_IN3, ADC3_IN3
J1	26	38	-	-	51	K6	J9	-	51	K6	VSS	S	-	-	-	-
E6	-	-	L4	48	-	L5	_(5)	48	-	L5	BYPASS_ REG	I	FT	-		-
K1	27	39	K4	49	52	K5	K9	49	52	K5	VDD	S	-	-	-	-
G3	28	40	N4	50	53	N4	L9	50	53	N4	PA4	I/O	ТТа	-	SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, SPI6_NSS, OTG_HS_SOF, DCMI_HSYNC, LCD_VSYNC, EVENTOUT	ADC1_IN4, ADC2_IN4, DAC_OUT1



Table 11. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx pin and ball definitions (continued)

Pin Number																
STM32F765xx STM32F768Ax STM32F767xx STM32F769xx											reset					
TFBGA100	LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216	Pin name (function after reset	Pin type	I/O structure	Notes	Alternate functions	Additional functions
Н3	29	41	P4	51	54	P4	P11	51	54	P4	PA5	I/O	ТТа	1	TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, SPI6_SCK, OTG_HS_ULPI_CK, LCD_R4, EVENTOUT	ADC1_IN5, ADC2_IN5, DAC_OUT2
J3	30	42	P3	52	55	P3	N10	52	55	P3	PA6	I/O	FT	1	TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, SPI6_MISO, TIM13_CH1, MDIOS_MDC, DCMI_PIXCLK, LCD_G2, EVENTOUT	ADC1_IN6, ADC2_IN6
К3	31	43	R3	53	56	R3	M9	53	56	R3	PA7	I/O	FT	1	TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SP11_MOSI/I2S1_SD, SP16_MOSI, TIM14_CH1, ETH_MII_RX_DV/ETH_RMII_C RS_DV, FMC_SDNWE, EVENTOUT	ADC1_IN7, ADC2_IN7
G4	32	44	N5	54	57	N5	NC	54	57	N5	PC4	I/O	FT	-	DFSDM1_CKIN2, I2S1_MCK, SPDIF_RX2, ETH_MII_RXD0/ETH_RMII_RX D0, FMC_SDNE0, EVENTOUT	ADC1_IN14, ADC2_IN14
H4	33	45	P5	55	58	P5	NC	55	58	P5	PC5	I/O	FT	-	DFSDM1_DATIN2, SPDIF_RX3, ETH_MII_RXD1/ETH_RMII_RX D1, FMC_SDCKE0, EVENTOUT	ADC1_IN15, ADC2_IN15
-	-	-	1	-	59	L7	-	-	59	L7	VDD	S	-	-	-	-
-	-	-	-	-	60	L6	-	-	60	L6	VSS	S	-	-	<u>-</u>	-
J4	34	46	R5	56	61	R5	P10	56	61	R5	PB0	I/O	FT	1	TIM1_CH2N, TIM3_CH3, TIM8_CH2N, DFSDM1_CKOUT, UART4_CTS, LCD_R3, OTG_HS_ULPI_D1, ETH_MII_RXD2, LCD_G1, EVENTOUT	ADC1_IN8, ADC2_IN8
K4	35	47	R4	57	62	R4	J8	57	62	R4	PB1	I/O	FT	ı	TIM1_CH3N, TIM3_CH4, TIM8_CH3N, DFSDM1_DATIN1, LCD_R6, OTG_HS_ULPI_D2, ETH_MII_RXD3, LCD_G0, EVENTOUT	ADC1_IN9, ADC2_IN9



DS11532 Rev 8 71/256

Table 11. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx pin and ball definitions (continued)

				Pin	Nun	nber					itions (C					
STM32F765xx STM32F768Ax STM32F767xx STM32F769xx											reset					
TFBGA100	LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216	Pin name (function after reset	Pin type	I/O structure	Notes	Alternate functions	Additional functions
G5	36	48	M6	58	63	M5	J7	58	63	M5	PB2	I/O	FT	-	SAI1_SD_A, SPI3_MOSI/I2S3_SD, QUADSPI_CLK, DFSDM1_CKIN1, EVENTOUT	-
-	-	1	-	-	64	G4	NC	-	64	G4	PI15	I/O	FT	-	LCD_G2, LCD_R0, EVENTOUT	-
-	-	-	-	-	65	R6	NC	-	65	R6	PJ0	I/O	FT	-	LCD_R7, LCD_R1, EVENTOUT	-
-	-	-	-	-	66	R7	NC	-	66	R7	PJ1	I/O	FT	-	LCD_R2, EVENTOUT	-
-	-	-	-	-	67	P7	NC	-	67	P7	PJ2	I/O	FT	-	DSI_TE, LCD_R3, EVENTOUT	-
-	-	-	-	-	68	N8	NC	-	68	N8	PJ3	I/O	FT	-	LCD_R4, EVENTOUT	-
-	-	-	-	-	69	М9	NC	-	69	M9	PJ4	I/O	FT	-	LCD_R5, EVENTOUT	-
-	-	49	R6	59	70	P8	N9	59	70	P8	PF11	I/O	FT	-	SPI5_MOSI, SAI2_SD_B, FMC_SDNRAS, DCMI_D12, EVENTOUT	-
-	-	50	P6	60	71	M6	K7	60	71	M6	PF12	I/O	FT	-	FMC_A6, EVENTOUT	-
-	-	51	M8	61	72	K7	P9	61	72	K7	VSS	s	-	-	-	-
-	-	52	N8	62	73	L8	M8	62	73	L8	VDD	S	-	-	-	-
-	-	53	N6	63	74	N6	L8	63	74	N6	PF13	I/O	FT	-	I2C4_SMBA, DFSDM1_DATIN6, FMC_A7, EVENTOUT	-
-	-	54	R7	64	75	P6	K8	64	75	P6	PF14	I/O	FT	-	I2C4_SCL, DFSDM1_CKIN6, FMC_A8, EVENTOUT	-
-	-	55	P7	65	76	M8	P8	65	76	M8	PF15	I/O	FT	-	I2C4_SDA, FMC_A9, EVENTOUT	-
-	-	56	N7	66	77	N7	N8	66	77	N7	PG0	I/O	FT	-	FMC_A10, EVENTOUT	-
-	-	57	M7	67	78	M7	L7	67	78	М7	PG1	I/O	FT	-	FMC_A11, EVENTOUT	-
H5	37	58	R8	68	79	R8	M7	68	79	R8	PE7	I/O	FT	-	TIM1_ETR, DFSDM1_DATIN2, UART7_RX, QUADSPI_BK2_IO0, FMC_D4, EVENTOUT	-
J5	38	59	P8	69	80	N9	N7	69	80	N9	PE8	I/O	FT	-	TIM1_CH1N, DFSDM1_CKIN2, UART7_TX, QUADSPI_BK2_IO1, FMC_D5, EVENTOUT	-

Table 11. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx pin and ball definitions (continued)

				Pin	Nun	nber					tions (cc					
			32F7 32F7					M32 M32			reset					
TFBGA100	LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216	Pin name (function after reset	Pin type	I/O structure	Notes	Alternate functions	Additional functions
K5	39	60	P9	70	81	P9	P7	70	81	P9	PE9	I/O	FT	-	TIM1_CH1, DFSDM1_CKOUT, UART7_RTS, QUADSPI_BK2_IO2, FMC_D6, EVENTOUT	-
-	-	61	М9	71	82	K8	1	71	82	K8	VSS	S	-	-	-	-
-	-	62	N9	72	83	L9	1	72	83	L9	VDD	S	1	-	-	-
G6	40	63	R9	73	84	R9	J6	73	84	R9	PE10	I/O	FT	-	TIM1_CH2N, DFSDM1_DATIN4, UART7_CTS, QUADSPI_BK2_IO3,FMC_D7, EVENTOUT	-
Н6	41	64	P10	74	85	P10	K6	74	85	P10	PE11	I/O	FT	-	TIM1_CH2, SPI4_NSS, DFSDM1_CKIN4, SAI2_SD_B, FMC_D8, LCD_G3, EVENTOUT	-
J6	42	65	R10	75	86	R10	L6	75	86	R10	PE12	I/O	FT	-	TIM1_CH3N, SPI4_SCK, DFSDM1_DATIN5, SAI2_SCK_B, FMC_D9, LCD_B4, EVENTOUT	-
K6	43	66	N11	76	87	R12	P6	76	87	R12	PE13	I/O	FT	-	TIM1_CH3, SPI4_MISO, DFSDM1_CKIN5, SAI2_FS_B, FMC_D10, LCD_DE, EVENTOUT	-
G7	44	67	P11	77	88	P11	N6	77	88	P11	PE14	I/O	FT	-	TIM1_CH4, SPI4_MOSI, SAI2_MCLK_B, FMC_D11, LCD_CLK, EVENTOUT	-
H7	45	68	R11	78	89	R11	M6	78	89	R11	PE15	I/O	FT	-	TIM1_BKIN, FMC_D12, LCD_R7, EVENTOUT	-
J7	46	69	R12	79	90	P12	K5	79	90	P12	PB10	I/O	FT	-	TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, DFSDM1_DATIN7, USART3_TX, QUADSPI_BK1_NCS, OTG_HS_ULPI_D3, ETH_MII_RX_ER, LCD_G4, EVENTOUT	-



DS11532 Rev 8 73/256

Table 11. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx pin and ball definitions (continued)

				Pin	Nun	nber					itions (cc					
			32F7 32F7					M32 M32			reset					
TFBGA100	LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216	Pin name (function after reset	Pin type	I/O structure	Notes	Alternate functions	Additional functions
K7	47	70	R13	80	91	R13	L5	80	91	R13	PB11	I/O	FT	-	TIM2_CH4, I2C2_SDA, DFSDM1_CKIN7, USART3_RX, OTG_HS_ULPI_D4, ETH_MII_TX_EN/ETH_RMII_T X_EN, DSI_TE, LCD_G5, EVENTOUT	-
F8	48	71	M10	81	92	L11	P5	81	92	L11	VCAP_1	s	-	-	-	-
-	49	-	-	-	93	K9	N5	-	93	K9	VSS	S	-	-	-	-
-	50	72	N10	82	94	L10	P4	82	94	L10	VDD	S	-	-	-	-
-	-	-	-	-	95	M14	NC	-	95	M14	PJ5	I/O	FT	-	LCD_R6, EVENTOUT	-
-	-	-	M11	83	96	P13	NC	83	96	P13	PH6	I/O	FT	-	I2C2_SMBA, SPI5_SCK, TIM12_CH1, ETH_MII_RXD2, FMC_SDNE1, DCMI_D8, EVENTOUT	-
-	-	-	N12	84	97	N13	NC	84	97	N13	PH7	I/O	FT	-	I2C3_SCL, SPI5_MISO, ETH_MII_RXD3, FMC_SDCKE1, DCMI_D9, EVENTOUT	-
-	-	-	M12	85	98	P14	M5	-	98	P14	PH8	I/O	FT	-	I2C3_SDA, FMC_D16, DCMI_HSYNC, LCD_R2, EVENTOUT	-
-	1	ı	M13	86	99	N14	K4	ı	99	N14	PH9	I/O	FT	-	I2C3_SMBA, TIM12_CH2, FMC_D17, DCMI_D0, LCD_R3, EVENTOUT	-
-	-	1	L13	87	100	P15	L4	1	100	P15	PH10	I/O	FT	-	TIM5_CH1, I2C4_SMBA, FMC_D18, DCMI_D1, LCD_R4, EVENTOUT	-
-	-	1	L12	88	101	N15	M4	ı	101	N15	PH11	I/O	FT	-	TIM5_CH2, I2C4_SCL, FMC_D19, DCMI_D2, LCD_R5, EVENTOUT	-
-	-	- 1	K12	89	102	M15	P3	1	102	M15	PH12	I/O	FT	-	TIM5_CH3, I2C4_SDA, FMC_D20, DCMI_D3, LCD_R6, EVENTOUT	-
-	-	-	H12	90	-	K10	N4	-	-	K10	VSS	S	-	-	-	-
-	-	-	J12	91	103	K11	-	-	103	K11	VDD	S	-	-	-	-

Table 11. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx pin and ball definitions (continued)

				Pin	Nun	nber										
		_	32F7  32F7				_	M32 M32			reset					
TFBGA100	LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216	Pin name (function after reset	Pin type	I/O structure	Notes	Alternate functions	Additional functions
K8	51	73	P12	92	104	L13	Н8	85	104	L13	PB12	I/O	FT	-	TIM1_BKIN, I2C2_SMBA, SPI2_NSS/I2S2_WS, DFSDM1_DATIN1, USART3_CK, UART5_RX, CAN2_RX, OTG_HS_ULPI_D5, ETH_MII_TXD0/ETH_RMII_TX D0, OTG_HS_ID, EVENTOUT	-
J8	52	74	P13	93	105	K14	J5	86	105	K14	PB13	I/O	FT	-	TIM1_CH1N, SPI2_SCK/I2S2_CK, DFSDM1_CKIN1, USART3_CTS, UART5_TX, CAN2_TX,OTG_HS_ULPI_D6, ETH_MII_TXD1/ETH_RMII_TX D1, EVENTOUT	OTG_HS_VB US
H10	53	75	R14	94	106	R14	N3	87	106	R14	PB14	I/O	FT	1	TIM1_CH2N, TIM8_CH2N, USART1_TX, SPI2_MISO, DFSDM1_DATIN2, USART3_RTS, UART4_RTS, TIM12_CH1, SDMMC2_D0, OTG_HS_DM, EVENTOUT	-
G10	54	76	R15	95	107	R15	N2	88	107	R15	PB15	I/O	FT	-	RTC_REFIN, TIM1_CH3N, TIM8_CH3N, USART1_RX, SPI2_MOSI/I2S2_SD, DFSDM1_CKIN2, UART4_CTS, TIM12_CH2, SDMMC2_D1, OTG_HS_DP, EVENTOUT	-
К9	55	77	P15	96	108	L15	МЗ	89	108	L15	PD8	I/O	FT	-	DFSDM1_CKIN3, USART3_TX, SPDIF_RX1, FMC_D13, EVENTOUT	-
J9	56	78	P14	97	109	L14	L3	90	109	L14	PD9	I/O	FT	-	DFSDM1_DATIN3, USART3_RX, FMC_D14, EVENTOUT	-
Н9	57	79	N15	98	110	K15	M2	91	110	K15	PD10	I/O	FT	-	DFSDM1_CKOUT, USART3_CK, FMC_D15, LCD_B3, EVENTOUT	-
G9	58	80	N14	99	111	N10	K3	92	111	N10	PD11	I/O	FT	-	I2C4_SMBA, USART3_CTS, QUADSPI_BK1_IO0, SAI2_SD_A, FMC_A16/FMC_CLE, EVENTOUT	-



Table 11. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx pin and ball definitions (continued)

				Pin	Nun	nber					itions (co					
			32F7 32F7					M32 M32			reset					
TFBGA100	LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216	Pin name (function after reset	Pin type	I/O structure	Notes	Alternate functions	Additional functions
K10	59	81	N13	100	112	M10	J4	93	112	M10	PD12	I/O	FT	-	TIM4_CH1, LPTIM1_IN1, I2C4_SCL, USART3_RTS, QUADSPI_BK1_IO1, SAI2_FS_A, FMC_A17/FMC_ALE, EVENTOUT	-
J10	60	82	M15	101	113	M11	L2	94	113	M11	PD13	I/O	FT	-	TIM4_CH2, LPTIM1_OUT, I2C4_SDA, QUADSPI_BK1_IO3, SAI2_SCK_A, FMC_A18, EVENTOUT	-
-	1	83	-	102	114	J10	M1	95	114	J10	VSS	S	-	-	-	-
-	1	84	J13	103	115	J11	1	96	115	J11	VDD	S	-	-	-	-
Н8	61	85	M14	104	116	L12	L1	97	116	L12	PD14	I/O	FT	-	TIM4_CH3, UART8_CTS, FMC_D0, EVENTOUT	-
G8	62	86	L14	105	117	K13	K2	98	117	K13	PD15	I/O	FT	-	TIM4_CH4, UART8_RTS, FMC_D1, EVENTOUT	-
-	1	ı	-	-	118	K12	-	-	-	-	PJ6	I/O	FT	-	LCD_R7, EVENTOUT	-
-	1	·	•	-	119	J12	1	•	ı	-	PJ7	I/O	FT	-	LCD_G0, EVENTOUT	-
-	-	-	-	-	120	H12	-	-	-	-	PJ8	I/O	FT	-	LCD_G1, EVENTOUT	-
-	-	-	-	-	121	J13	-	-	-	-	PJ9	I/O	FT	-	LCD_G2, EVENTOUT	-
-	-	-	-	-	122	H13	-	-	-	-	PJ10	I/O	FT	-	LCD_G3, EVENTOUT	-
-	-	-	-	-	123	G12	-	-	-	-	PJ11	I/O	FT	-	LCD_G4, EVENTOUT	-
-	-	-	-	-	124	H11	-	-	-	-	VDD	S	-	-	-	-
-	-	-	-	-	-	-	K1	99	118	H11	VDDDSI	S	-	-	-	-
-	-	-	-	-	125	H10	-	-	-	H10	VSS	S	-	-	-	-
-	-	-	-	-	-	-	H6	100	119	K12	VCAPDSI	S	-	-	-	-
-	-	-	-	-	-	-	J3	-	-	G13	VDD12DSI	S	-	-	-	-
-	-	-	-	-	-	-	J1	101	120	J12	DSI_D0P	1/0	-	-	-	-
-	-	-	-	-	-	-	J2	102	121	J13	DSI_D0N	1/0	-	-	-	-
-	-	-	-	-	-	-	H5	103	122	G12	VSSDSI	S	-	-	-	-
-	-	-	-	-	-	-	H4	104	123	H12	DSI_CKP	I/O	-	-	-	-

Table 11. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx pin and ball definitions (continued)

				Pin	Nun	nber					-					
			132F7 132F7			ı	_	M32 M32			reset					
TFBGA100	LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216	Pin name (function after reset	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	1	-	-	-	-	НЗ	105	124	H13	DSI_CKN	I/O	1	-	-	-
-	-	-	-	-	-	-	-	106	125	-	VDD12DSI	s	-	-	-	-
-	-	-	-	-	-	-	H1	107	126	F12	DSI_D1P	I/O	-	-	-	-
-	-	-	-	-	-	-	H2	108	127	F13	DSI_D1N	I/O	-	-	-	-
-	-	-	-	-	-	-	-	109	128	-	VSSDSI	s	-	-	-	-
-	-	-	-	-	126	G13	-	-	-	-	PK0	I/O	FT	-	LCD_G5, EVENTOUT	-
-	-	-	-	-	127	F12	-	-	-	-	PK1	I/O	FT	-	LCD_G6, EVENTOUT	-
-	-	-	-	-	128	F13	-	-	-	-	PK2	I/O	FT	-	LCD_G7, EVENTOUT	-
-	-	87	L15	106	129	M13	Н9	110	129	M13	PG2	I/O	FT	-	FMC_A12, EVENTOUT	-
-	-	88	K15	107	130	M12	G9	111	130	M12	PG3	I/O	FT	-	FMC_A13, EVENTOUT	-
-	-	89	K14	108	131	N12	G1	112	131	N12	PG4	I/O	FT	-	FMC_A14/FMC_BA0, EVENTOUT	-
-	-	90	K13	109	132	N11	G2	113	132	N11	PG5	I/O	FT	-	FMC_A15/FMC_BA1, EVENTOUT	-
-	-	91	J15	110	133	J15	G3	114	133	J15	PG6	I/O	FT	-	FMC_NE3, DCMI_D12, LCD_R7, EVENTOUT	-
-	-	92	J14	111	134	J14	G4	115	134	J14	PG7	I/O	FT	-	SAI1_MCLK_A, USART6_CK, FMC_INT, DCMI_D13, LCD_CLK, EVENTOUT	-
-	-	93	H14	112	135	H14	G5	116	135	H14	PG8	I/O	FT	-	SPI6_NSS, SPDIF_RX2, USART6_RTS, ETH_PPS_OUT,FMC_SDCLK, LCD_G7, EVENTOUT	-
-	-	94	G12	113	136	G10	F1	117	136	G10	VSS	S	-	-	-	-
F6	-	95	H13	114	137	G11	F2	118	137	G11	VDDUSB	S	-	-	-	-
F10	63	96	H15	115	138	H15	G6	119	138	H15	PC6	I/O	FT	-	TIM3_CH1, TIM8_CH1, I2S2_MCK, DFSDM1_CKIN3, USART6_TX, FMC_NWAIT, SDMMC2_D6, SDMMC1_D6, DCMI_D0, LCD_HSYNC, EVENTOUT	-



Table 11. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx pin and ball definitions (continued)

				Pin	Nun	nber					itions (cc					
		_	32F7 32F7					M32 M32			reset					
TFBGA100	LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216	Pin name (function after reset	Pin type	I/O structure	Notes	Alternate functions	Additional functions
E10	64	97	G15	116	139	G15	F3	120	139	G15	PC7	I/O	FT	-	TIM3_CH2, TIM8_CH2, I2S3_MCK, DFSDM1_DATIN3, USART6_RX, FMC_NE1, SDMMC2_D7, SDMMC1_D7, DCMI_D1, LCD_G6, EVENTOUT	-
F9	65	98	G14	117	140	G14	G8	121	140	G14	PC8	I/O	FT	-	TRACED1, TIM3_CH3, TIM8_CH3, UART5_RTS, USART6_CK, FMC_NE2/FMC_NCE, SDMMC1_D0, DCMI_D2, EVENTOUT	-
E9	66	99	F14	118	141	F14	E1	122	141	F14	PC9	I/O	FT	1	MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, UART5_CTS, QUADSPI_BK1_IO0, LCD_G3, SDMMC1_D1, DCMI_D3, LCD_B2, EVENTOUT	
D9	67	100	F15	119	142	F15	E2	123	142	F15	PA8	I/O	FT	1	MCO1, TIM1_CH1, TIM8_BKIN2, I2C3_SCL, USART1_CK, OTG_FS_SOF, CAN3_RX, UART7_RX, LCD_B3, LCD_R6, EVENTOUT	-
С9	68	101	E15	120	143	E15	F4	124	143	E15	PA9	I/O	FT	-	TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, USART1_TX, DCMI_D0, LCD_R5, EVENTOUT	OTG_FS_VB US
D10	69	102	D15	121	144	D15	F5	125	144	D15	PA10	I/O	FT	-	TIM1_CH3, USART1_RX, LCD_B4, OTG_FS_ID, MDIOS_MDIO, DCMI_D1, LCD_B1, EVENTOUT	-
C10	70	103	C15	122	145	C15	E3	126	145	C15	PA11	I/O	FT	-	TIM1_CH4, SPI2_NSS/I2S2_WS, UART4_RX, USART1_CTS, CAN1_RX, OTG_FS_DM, LCD_R4, EVENTOUT	-
B10	71	104	B15	123	146	B15	D1	127	146	B15	PA12	I/O	FT	-	TIM1_ETR, SPI2_SCK/I2S2_CK, UART4_TX, USART1_RTS, SAI2_FS_B, CAN1_TX, OTG_FS_DP, LCD_R5, EVENTOUT	-

Table 11. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx pin and ball definitions (continued)

				Pin	Nun	nber					itions (co					
			32F7  32F7					M32 M32			reset					
TFBGA100	LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216	Pin name (function after reset	Pin type	I/O structure	Notes	Alternate functions	Additional functions
A10	72	105	A15	124	147	A15	D2	128	147	A15	PA13(JTM S-SWDIO)	I/O	FT	-	JTMS-SWDIO, EVENTOUT	-
E7	73	106	F13	125	148	E11	C1	129	148	E11	VCAP_2	S	-	-	-	-
E5	74	107	F12	126	149	F10	C2	130	149	F10	VSS	S	-	-	-	-
F5	75	108	G13	127	150	F11	B2	131	150	F11	VDD	S	1	1	-	-
-	,	1	E12	128	151	E12	F6	-	151	E12	PH13	I/O	FT	1	TIM8_CH1N, UART4_TX, CAN1_TX, FMC_D21, LCD_G2, EVENTOUT	-
-	i	-	E13	129	152	E13	F7	ı	152	E13	PH14	I/O	FT	-	TIM8_CH2N, UART4_RX, CAN1_RX, FMC_D22, DCMI_D4, LCD_G3, EVENTOUT	-
-	ı	-	D13	130	153	D13	E5	i	153	D13	PH15	I/O	FT	1	TIM8_CH3N, FMC_D23, DCMI_D11, LCD_G4, EVENTOUT	-
-	-	-	E14	131	154	E14	E4	132	154	E14	PI0	I/O	FT	-	TIM5_CH4, SPI2_NSS/I2S2_WS, FMC_D24, DCMI_D13, LCD_G5, EVENTOUT	-
-	1	-	D14	132	155	D14	ВЗ	133	155	D14	PI1	I/O	FT	1	TIM8_BKIN2, SPI2_SCK/I2S2_CK, FMC_D25, DCMI_D8, LCD_G6, EVENTOUT	-
-	1	-	C14	133	156	C14	С3	-	156	C14	PI2	I/O	FT	1	TIM8_CH4, SPI2_MISO, FMC_D26, DCMI_D9, LCD_G7, EVENTOUT	-
-	ı	ı	C13	134	157	C13	D3	134	157	C13	PI3	I/O	FT	1	TIM8_ETR, SPI2_MOSI/I2S2_SD, FMC_D27, DCMI_D10, EVENTOUT	-
-	1	-	D9	135	-	F9	1	135	-	F9	VSS	S	ı	1	-	-
-	-	-	C9	136	158	E10	-	136	158	E10	VDD	S	- 1	-	-	
A9	76	109	A14	137	159	A14	A3	137	159	A14	PA14(JTC K-SWCLK)	I/O	FT	-	JTCK-SWCLK, EVENTOUT	-



Table 11. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx pin and ball definitions (continued)

				Pin	Nun	nber					itions (co					
			32F7 32F7					M32 M32			reset					
TFBGA100	LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216	Pin name (function after reset	Pin type	I/O structure	Notes	Alternate functions	Additional functions
A8	77	110	A13	138	160	A13	F8	138	160	A13	PA15(JTDI	I/O	FT	-	JTDI, TIM2_CH1/TIM2_ETR, HDMI_CEC, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, SPI6_NSS, UART4_RTS, CAN3_TX, UART7_TX, EVENTOUT	-
В9	78	111	B14	139	161	B14	B4	139	161	B14	PC10	I/O	FT	1	DFSDM1_CKIN5, SPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, QUADSPI_BK1_IO1, SDMMC1_D2, DCMI_D8, LCD_R2, EVENTOUT	-
В8	79	112	B13	140	162	B13	C4	140	162	B13	PC11	I/O	FT	ı	DFSDM1_DATIN5, SPI3_MISO, USART3_RX, UART4_RX, QUADSPI_BK2_NCS, SDMMC1_D3, DCMI_D4, EVENTOUT	-
C8	80	113	A12	141	163	A12	D4	141	163	A12	PC12	I/O	FT	1	TRACED3, SPI3_MOSI/I2S3_SD, USART3_CK, UART5_TX, SDMMC1_CK, DCMI_D9, EVENTOUT	-
D8	81	114	B12	142	164	B12	A4	142	164	B12	PD0	I/O	FT	1	DFSDM1_CKIN6, DFSDM1_DATIN7, UART4_RX, CAN1_RX, FMC_D2, EVENTOUT	-
E8	82	115	C12	143	165	C12	D5	143	165	C12	PD1	I/O	FT	1	DFSDM1_DATIN6, DFSDM1_CKIN7, UART4_TX, CAN1_TX, FMC_D3, EVENTOUT	
В7	83	116	D12	144	166	D12	D6	144	166	D12	PD2	I/O	FT	1	TRACED2, TIM3_ETR, UART5_RX, SDMMC1_CMD, DCMI_D11, EVENTOUT	-
C7	84	117	D11	145	167	C11	B5	145	167	C11	PD3	I/O	FT	1	DFSDM1_CKOUT, SPI2_SCK/I2S2_CK, DFSDM1_DATINO, USART2_CTS, FMC_CLK, DCMI_D5, LCD_G7, EVENTOUT	-
D7	85	118	D10	146	168	D11	A5	146	168	D11	PD4	I/O	FT	1	DFSDM1_CKIN0, USART2_RTS, FMC_NOE, EVENTOUT	-

Table 11. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx pin and ball definitions (continued)

				Pin	Nun	nber					110110 (00					
		-	32F7 32F7					M32 M32			reset					
TFBGA100	LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216	Pin name (function after reset	Pin type	I/O structure	Notes	Alternate functions	Additional functions
В6	86	119	C11	147	169	C10	C5	147	169	C10	PD5	I/O	FT	1	USART2_TX, FMC_NWE, EVENTOUT	-
-	-	120	D8	148	170	F8	В6	148	170	F8	VSS	S	-	-	-	-
-	-	121	C8	149	171	E9	A6	149	171	E9	VDDSDM MC	S	-	-	-	-
C6	87	122	B11	150	172	B11	E6	150	172	B11	PD6	I/O	FT	-	DFSDM1_CKIN4, SPI3_MOSI/I2S3_SD, SAI1_SD_A, USART2_RX, DFSDM1_DATIN1, SDMMC2_CK, FMC_NWAIT, DCMI_D10, LCD_B2, EVENTOUT	-
D6	88	123	A11	151	173	A11	E7	151	173	A11	PD7	I/O	FT	1	DFSDM1_DATIN4, SPI1_MOSI/I2S1_SD, DFSDM1_CKIN1, USART2_CK, SPDIF_RX0, SDMMC2_CMD, FMC_NE1, EVENTOUT	-
-	-	ı	-	-	174	B10	NC	ı	174	B10	PJ12	I/O	FT	-	LCD_G3, LCD_B0, EVENTOUT	-
-	ı	ı	ı	-	175	В9	NC	ı	175	В9	PJ13	I/O	FT	1	LCD_G4, LCD_B1, EVENTOUT	-
-	-	-	-	-	176	C9	NC	-	176	C9	PJ14	I/O	FT	-	LCD_B2, EVENTOUT	-
-	-	-	-	-	177	D10	-	-	177	D10	PJ15	I/O	FT	-	LCD_B3, EVENTOUT	-
-	-	124	C10	152	178	D9	C6	152	178	D9	PG9	I/O	FT	-	SPI1_MISO, SPDIF_RX3, USART6_RX, QUADSPI_BK2_IO2, SAI2_FS_B, SDMMC2_D0, FMC_NE2/FMC_NCE, DCMI_VSYNC, EVENTOUT	-
-	-	125	B10	153	179	C8	A7	153	179	C8	PG10	I/O	FT	-	SPI1_NSS/I2S1_WS,LCD_G3, SAI2_SD_B,SDMMC2_D1, FMC_NE3, DCMI_D2, LCD_B2, EVENTOUT	-
-	1	126	В9	154	180	B8	В7	154	180	B8	PG11	I/O	FT	1	SPI1_SCK/I2S1_CK, SPDIF_RX0, SDMMC2_D2, ETH_MII_TX_EN/ETH_RMII_T X_EN, DCMI_D3, LCD_B3, EVENTOUT	-



Table 11. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx pin and ball definitions (continued)

				Pin	Nun	nber					itions (co					
			32F7 32F7					M32 M32			reset					
TFBGA100	LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216	Pin name (function after reset	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	127	B8	155	181	C7	D7	155	181	C7	PG12	I/O	FT	-	LPTIM1_IN1, SPI6_MISO, SPDIF_RX1, USART6_RTS, LCD_B4, SDMMC2_D3, FMC_NE4, LCD_B1, EVENTOUT	-
-	-	128	A8	156	182	В3	C7	156	182	В3	PG13	I/O	FT	-	TRACEDO, LPTIM1_OUT, SPI6_SCK, USART6_CTS, ETH_MII_TXD0/ETH_RMII_TX D0, FMC_A24, LCD_R0, EVENTOUT	-
-	-	129	A7	157	183	A4	NC	157	183	A4	PG14	I/O	FT	-	TRACED1, LPTIM1_ETR, SPI6_MOSI, USART6_TX, QUADSPI_BK2_IO3, ETH_MII_TXD1/ETH_RMII_TX D1, FMC_A25, LCD_B0, EVENTOUT	-
-	-	130	D7	158	184	F7	A8	158	184	F7	VSS	S	-	-	-	-
-	-	131	C7	159	185	E8	В8	159	185	E8	VDD	S	-	-	-	-
-	-	-	-	-	186	D8	NC	-	186	D8	PK3	I/O	FT	-	LCD_B4, EVENTOUT	-
-	-	1	-	-	187	D7	NC	-	187	D7	PK4	I/O	FT	-	LCD_B5, EVENTOUT	-
-	-	-	-	-	188	C6	NC	-	188	C6	PK5	I/O	FT	-	LCD_B6, EVENTOUT	-
-	-	1		-	189	C5	NC		189	C5	PK6	I/O	FT	-	LCD_B7, EVENTOUT	-
-	-	-	-	-	190	C4	NC	-	190	C4	PK7	I/O	FT	-	LCD_DE, EVENTOUT	-
-	-	132	В7	160	191	В7	F9	160	191	В7	PG15	I/O	FT	-	USART6_CTS, FMC_SDNCAS, DCMI_D13, EVENTOUT	-
A7	89	133	A10	161	192	A10	E8	161	192	A10	PB3 (JTDO/ TRACESW O)	I/O	FT	-	JTDO/TRACESWO, TIM2_CH2, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, SPI6_SCK, SDMMC2_D2, CAN3_RX, UART7_RX, EVENTOUT	-
A6	90	134	A9	162	193	A9	D8	162	193	A9	PB4(NJTR ST)	I/O	FT	-	NJTRST, TIM3_CH1, SPI1_MISO, SPI3_MISO, SPI2_NSS/I2S2_WS, SPI6_MISO, SDMMC2_D3, CAN3_TX, UART7_TX, EVENTOUT	-

Table 11. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx pin and ball definitions (continued)

				Pin	Nun	nber										
			32F7 32F7					M32 M32			reset					
TFBGA100	LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216	Pin name (function after reset	Pin type	I/O structure	Notes	Alternate functions	Additional functions
C5	91	135	A6	163	194	A8	A9	163	194	A8	PB5	I/O	FT	-	UART5_RX, TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, SPI6_MOSI, CAN2_RX, OTG_HS_ULPI_D7, ETH_PPS_OUT, FMC_SDCKE1, DCMI_D10, LCD_G7, EVENTOUT	-
B5	92	136	В6	164	195	В6	В9	164	195	В6	PB6	I/O	FT	-	UART5_TX, TIM4_CH1, HDMI_CEC, I2C1_SCL, DFSDM1_DATIN5, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, I2C4_SCL, FMC_SDNE1, DCMI_D5, EVENTOUT	-
A5	93	137	B5	165	196	B5	C8	165	196	В5	PB7	I/O	FT	-	TIM4_CH2, I2C1_SDA, DFSDM1_CKIN5, USART1_RX, I2C4_SDA, FMC_NL, DCMI_VSYNC, EVENTOUT	-
D5	94	138	D6	166	197	E6	A10	166	197	E6	воото	I	В	-	-	VPP
B4	95	139	A5	167	198	A7	E9	167	198	A7	PB8	I/O	FT	-	I2C4_SCL, TIM4_CH3, TIM10_CH1, I2C1_SCL, DFSDM1_CKIN7, UART5_RX, CAN1_RX, SDMMC2_D4, ETH_MII_TXD3, SDMMC1_D4, DCMI_D6, LCD_B6, EVENTOUT	-
A4	96	140	B4	168	199	B4	D9	168	199	B4	PB9	I/O	FT	-	12C4_SDA, TIM4_CH4, TIM11_CH1, 12C1_SDA, SP12_NSS/12S2_WS, DFSDM1_DATIN7, UART5_TX, CAN1_TX, SDMMC2_D5, 12C4_SMBA, SDMMC1_D5, DCMI_D7, LCD_B7, EVENTOUT	-
D4	97	141	A4	169	200	A6	C9	169	200	A6	PE0	I/O	FT	-	TIM4_ETR, LPTIM1_ETR, UART8_RX, SAI2_MCLK_A, FMC_NBL0, DCMI_D2, EVENTOUT	-
C4	98	142	А3	170	201	A5	B10	170	201	A5	PE1	I/O	FT	-	LPTIM1_IN2, UART8_TX, FMC_NBL1, DCMI_D3, EVENTOUT	-



Table 11. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx pin and ball definitions (continued)

				Pin	Nun	nber					itions (co					
			32F7 32F7						F768 F769		reset					
TFBGA100	LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216	Pin name (function after reset	Pin type	I/O structure	Notes	Alternate functions	Additional functions
E4	99	i	D5	-	202	F6	A11	i	202	F6	VSS	S	i	-	-	-
F7	-	143	C6	171	203	E5	C10	171	203	E5	PDR_ON	S	-	-	-	-
F4	100	144	C5	172	204	E7	B11	172	204	E7	VDD	S	-	-	-	-
-	-	1	D4	173	205	C3	D10	173	205	С3	PI4	I/O	FT	-	TIM8_BKIN, SAI2_MCLK_A, FMC_NBL2, DCMI_D5, LCD_B4, EVENTOUT	-
-	-	-	C4	174	206	D3	D11	174	206	D3	PI5	I/O	FT	-	TIM8_CH1, SAI2_SCK_A, FMC_NBL3, DCMI_VSYNC, LCD_B5, EVENTOUT	-
-	-	-	C3	175	207	D6	C11	175	207	D6	PI6	I/O	FT	-	TIM8_CH2, SAI2_SD_A, FMC_D28, DCMI_D6, LCD_B6, EVENTOUT	-
-	1	1	C2	176	208	D4	B12	176	208	D4	PI7	I/O	FT	-	TIM8_CH3, SAI2_FS_A, FMC_D29, DCMI_D7, LCD_B7, EVENTOUT	-
-		1	F6	-	-	-	-	-	-	-	VSS	S	-	1	-	-
-	-	-	F7	-	-	-	-	-	-	-	VSS	S	-	-	-	-
-	-	-	F8	-	-	-	-	-	-	-	VSS	S	-	-	-	-
-		1	F9	-	-	-	-	-	-	-	VSS	S	-	1	-	-
-	-	-	F10	-	-	-	-	-	-	-	VSS	S	-	-	-	-
-	-	-	G6	-	-	-	-	-	-	-	VSS	S	-	-		-
-	-	1	G7	-	-	-	-	-	-	-	VSS	S	-	-	-	-
-	1	1	G8	-	-	-	-	ı	-	1	VSS	S	1	1	-	-
-	-	-	G9	-	-	-	-	1	-	-	VSS	S	-	-	-	-
-	-	-	G10	-	-	-	-	-	-	-	VSS	S	-	-	-	-
-	-	-	H6	-	-	-	-	1	-	-	VSS	S	-	-	-	-
-	-	-	H7	-	-	-	-	-	-	-	VSS	S	-	-	-	-
-	-	-	H8	-	-	-	-	-	-	-	VSS	S	-	-	-	-
-	-	-	H9	-	-	-	-	-	-	-	VSS	S	-	-	-	-
-	-	-	H10	-	-	-	-	-	-	-	VSS	S	-	-	-	-
-	-	-	J6	-	-	-	-	-	-	-	VSS	S	-	-	-	-

Table 11. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx pin and ball definitions (continued)

				Pin	Nun	nber										
			32F7 32F7					M32 M32			reset					
TFBGA100	LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216	Pin name (function after reset	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	J7	-	-	-	-	-	-	-	VSS	S	-	-	-	-
-	-	1	J8	-	-	-	-	-	-	-	VSS	S	-	-	-	-
-	-	1	J9	-	-	-	-	-	-	-	VSS	S	-	1	-	-
-	-	-	J10	-	-	-	-	-	-	-	VSS	S	-	-	-	-
-	-	1	K6	-	-	-	-	-	-	1	VSS	S	-	1	-	-
-	-	-	K7	-	-	-	-	-	-	-	VSS	S	-	-	-	-
-	-	-	K8	-	-	-	-	-	-	-	VSS	S	-	-	-	-
-	-	-	K9	-	-	-	-	-	-	-	VSS	S	-	-	-	-
-	-	-	K10	-	-	-	-	-	-	-	VSS	S	-	1	-	-

NC (not-connected) pins are not bonded. They must be configured by software to output push-pull and forced to 0 in the
output data register to avoid an extra current consumption in low-power modes. list of pins: PI8, PI12, PI13, PI14, PF6,
PF7, PF8, PF9, PC2, PC3, PC4, PC5, PI15, PJ0, PJ1, PJ2, PJ3, PJ4, PJ5, PH6, PH7, PJ12, PJ13, PJ14, PJ15, PG14,
PK3, PK4, PK5, PK6 and PK7.

57

DS11532 Rev 8 85/256

<sup>2.</sup> PC13, PC14, PC15 and PI8 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPlOs PC13 to PC15 and PI8 in output mode is limited: - The speed should not exceed 2 MHz with a maximum load of 30 pF. - These I/Os must not be used as a current source (e.g. to drive an LED).

<sup>3.</sup> FT = 5 V tolerant except when in analog mode or oscillator mode (for PC14, PC15, PH0 and PH1).

<sup>4.</sup> If the device is in regulator OFF/internal reset ON mode (BYPASS REG pin is set to VDD), then PA0 is used as an internal reset (active low).

<sup>5.</sup> Internally connected to VDD or VSS depending on part number.

Table 12. FMC pin definition

		12. FWC pill delli		
Pin name	NOR/PSRAM/SR AM	NOR/PSRAM Mux	NAND16	SDRAM
PF0	A0	-	-	A0
PF1	A1	-	-	A1
PF2	A2	-	-	A2
PF3	A3	-	-	A3
PF4	A4	-	-	A4
PF5	A5	-	-	A5
PF12	A6	-	-	A6
PF13	A7	-	-	A7
PF14	A8	-	-	A8
PF15	A9	-	-	A9
PG0	A10	-	-	A10
PG1	A11	-	-	A11
PG2	A12	-	-	A12
PG3	A13	-	-	-
PG4	A14	-	-	BA0
PG5	A15	-	-	BA1
PD11	A16	A16	CLE	-
PD12	A17	A17	ALE	-
PD13	A18	A18	-	-
PE3	A19	A19	-	-
PE4	A20	A20	-	-
PE5	A21	A21	-	-
PE6	A22	A22	-	-
PE2	A23	A23	-	-
PG13	A24	A24	-	-
PG14	A25	A25	-	-
PD14	D0	DA0	D0	D0
PD15	D1	DA1	D1	D1
PD0	D2	DA2	D2	D2
PD1	D3	DA3	D3	D3
PE7	D4	DA4	D4	D4
PE8	D5	DA5	D5	D5
PE9	D6	DA6	D6	D6
PE10	D7	DA7	D7	D7

Table 12. FMC pin definition (continued)

			Ì	İ
Pin name	NOR/PSRAM/SR AM	NOR/PSRAM Mux	NAND16	SDRAM
PE11	D8	DA8	D8	D8
PE12	D9	DA9	D9	D9
PE13	D10	DA10	D10	D10
PE14	D11	DA11	D11	D11
PE15	D12	DA12	D12	D12
PD8	D13	DA13	D13	D13
PD9	D14	DA14	D14	D14
PD10	D15	DA15	D15	D15
PH8	D16	-	-	D16
PH9	D17	-	-	D17
PH10	D18	-	-	D18
PH11	D19	-	-	D19
PH12	D20	-	-	D20
PH13	D21	-	-	D21
PH14	D22	-	-	D22
PH15	D23	-	-	D23
PI0	D24	-	-	D24
PI1	D25	-	-	D25
PI2	D26	-	-	D26
PI3	D27	-	-	D27
PI6	D28	-	-	D28
PI7	D29	-	-	D29
PI9	D30	-	-	D30
PI10	D31	-	-	D31
PD7	NE1	NE1	-	-
PG6	NE3	-	-	-
PG9	NE2	NE2	NCE	-
PG10	NE3	NE3	-	-
PG11	-	-	-	-
PG12	NE4	NE4	-	-
PD3	CLK	CLK	-	-
PD4	NOE	NOE	NOE	-
PD5	NWE	NWE	NWE	-
PD6	NWAIT	NWAIT	NWAIT	-



Table 12. FMC pin definition (continued)

		no pin acminion	<u>, , , , , , , , , , , , , , , , , , , </u>	,
Pin name	NOR/PSRAM/SR AM	NOR/PSRAM Mux	NAND16	SDRAM
PB7	NADV	NADV	-	-
PF6	-	-	-	-
PF7	-	-	-	-
PF8	-	-	-	-
PF9	-	-	-	-
PF10	-	-	-	-
PG6	-	-	-	-
PG7	-	-	INT	-
PE0	NBL0	NBL0	-	NBL0
PE1	NBL1	NBL1	-	NBL1
PI4	NBL2	-	-	NBL2
PI5	NBL3	-	-	NBL3
PG8	-	-	-	SDCLK
PC0	-	-	-	SDNWE
PF11	-	-	-	SDNRAS
PG15	-	-	-	SDNCAS
PH2	-	-	-	SDCKE0
PH3	-	-	-	SDNE0
PH6	-	-	-	SDNE1
PH7	-	-	-	SDCKE1
PH5	-	-	-	SDNWE
PC2	-	-	-	SDNE0
PC3	-	-	-	SDCKE0
PC6	NWAIT	NWAIT	NWAIT	-
PB5	-	-	-	SDCKE1
PB6	-	-	-	SDNE1





		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Po	ort	sys	I2C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6	SPI2/I2S 2/SPI3/I2 S3/SAI1/ I2C4/UA RT4/DF SDM1	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI6/SAI 2/USART 6/UART4/ 5/7/8/OT G_FS/SP DIF	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSPI/S DMMC2/D FSDM1/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH	UART7/ FMC/SD MMC1/M DIOS/OT G2_FS	DCMI/L CD/DSI	LCD	sys
	PA0	-	TIM2_C H1/TIM2 _ETR	TIM5_C H1	TIM8_ET R	-	-	-	USART2 _CTS	UART4_ TX	-	SAI2_SD_ B	ETH_MII_ CRS	-	-	-	EVEN TOUT
	PA1	-	TIM2_C H2	TIM5_C H2	-	-	-	-	USART2 _RTS	UART4_ RX	QUADSP I_BK1_IO 3	SAI2_MC K_B	ETH_MII_ RX_CLK/ ETH_RMI I_REF_C LK	-	-	LCD_R2	EVEN TOUT
	PA2	-	TIM2_C H3	TIM5_C H3	TIM9_CH 1	-	-	-	USART2 _TX	SAI2_SC K_B	-	-	ETH_MDI O	MDIOS_ MDIO	-	LCD_R1	EVEN TOUT
	PA3	-	TIM2_C H4	TIM5_C H4	TIM9_CH 2	-	-	-	USART2 _RX	-	LCD_B2	OTG_HS_ ULPI_D0	ETH_MII_ COL	-	-	LCD_B5	EVEN TOUT
	PA4	-	-	-	-	-	SPI1_NS S/I2S1_ WS	SPI3_NS S/I2S3_ WS	USART2 _CK	SPI6_NS S	-	-	-	OTG_HS _SOF	DCMI_H SYNC	LCD_VS YNC	EVEN TOUT
Port A	PA5	-	TIM2_C H1/TIM2 _ETR	-	TIM8_CH 1N	-	SPI1_SC K/I2S1_ CK	-	-	SPI6_SC K	-	OTG_HS_ ULPI_CK	-	-	-	LCD_R4	EVEN TOUT
	PA6	-	TIM1_B KIN	TIM3_C H1	TIM8_BKI N	-	SPI1_MI SO	-	-	SPI6_MI SO	TIM13_C H1	-	-	MDIOS_ MDC	DCMI_PI XCLK	LCD_G2	EVEN TOUT
	PA7	-	TIM1_C H1N	TIM3_C H2	TIM8_CH 1N	-	SPI1_M OSI/I2S1 _SD	-	-	SPI6_MO SI	TIM14_C H1	-	ETH_MII_ RX_DV/E TH_RMII_ CRS_DV	FMC_SD NWE	-	-	EVEN TOUT
	PA8	MCO1	TIM1_C H1	=	TIM8_BKI N2	I2C3_SC L	-	-	USART1 _CK	-	-	OTG_FS_ SOF	CAN3_R X	UART7_ RX	LCD_B3	LCD_R6	EVEN TOUT
	PA9	-	TIM1_C H2	-	-	I2C3_SM BA	SPI2_SC K/I2S2_ CK	-	USART1 _TX	-	-	-	-	-	DCMI_D 0	LCD_R5	EVEN TOUT
	PA10	-	TIM1_C H3	-	-	-	-	-	USART1 _RX	-	LCD_B4	OTG_FS_ ID	-	MDIOS_ MDIO	DCMI_D 1	LCD_B1	EVEN TOUT

Pinouts and pin description

STM32F765xx STM32F767xx STM32F768Ax STM32F769xx

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Po	ort	sys	I2C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6	SPI2/I2S 2/SPI3/I2 S3/SAI1/ I2C4/UA RT4/DF SDM1	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI6/SAI 2/USART 6/UART4/ 5/7/8/OT G_FS/SP DIF	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSPI/S DMMC2/D FSDM1/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH	UART7/ FMC/SD MMC1/M DIOS/OT G2_FS	DCMI/L CD/DSI	LCD	sys
	PA11	-	TIM1_C H4	-	-	-	SPI2_NS S/I2S2_ WS	UART4_ RX	USART1 _CTS	-	CAN1_R X	OTG_FS_ DM	-	-	-	LCD_R4	EVEN TOUT
	PA12	-	TIM1_ET R	-	-	-	SPI2_SC K/I2S2_ CK	UART4_ TX	USART1 _RTS	SAI2_FS _B	CAN1_T X	OTG_FS_ DP	-	-	-	LCD_R5	EVEN TOUT
Port A	PA13	JTMS- SWDIO	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PA14	JTCK- SWCLK	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PA15	JTDI	TIM2_C H1/TIM2 _ETR	-	-	HDMI- CEC	SPI1_NS S/I2S1_ WS	SPI3_NS S/I2S3_ WS	SPI6_NS S	UART4_ RTS	-	-	CAN3_TX	UART7_ TX	-	-	EVEN TOUT
	PB0	-	TIM1_C H2N	TIM3_C H3	TIM8_CH 2N	-	-	DFSDM1 _CKOUT	-	UART4_ CTS	LCD_R3	OTG_HS_ ULPI_D1	ETH_MII_ RXD2	-	-	LCD_G1	EVEN TOUT
	PB1	-	TIM1_C H3N	TIM3_C H4	TIM8_CH 3N	-	ı	DFSDM1 _DATIN1	-	-	LCD_R6	OTG_HS_ ULPI_D2	ETH_MII_ RXD3	-	-	LCD_G0	EVEN TOUT
	PB2	-	-	-	-	-	-	SAI1_SD _A	SPI3_MO SI/I2S3_ SD	-	QUADSP I_CLK	DFSDM1_ CKIN1	-	-	-	-	EVEN TOUT
Port B	PB3	JTDO/T RACES WO	TIM2_C H2	-	-	-	SPI1_SC K/I2S1_ CK	SPI3_SC K/I2S3_ CK	-	SPI6_SC K	-	SDMMC2 _D2	CAN3_R X	UART7_ RX	-	ı	EVEN TOUT
	PB4	NJTRST	-	TIM3_C H1	-	-	SPI1_MI SO	SPI3_MI SO	SPI2_NS S/I2S2_ WS	SPI6_MI SO	-	SDMMC2 _D3	CAN3_TX	UART7_ TX	-	ı	EVEN TOUT
	PB5	-	UART5_ RX	TIM3_C H2	-	I2C1_SM BA	SPI1_M OSI/I2S1 _SD	SPI3_M OSI/I2S3 _SD	-	SPI6_MO SI	CAN2_R X	OTG_HS_ ULPI_D7	ETH_PPS _OUT	FMC_SD CKE1	DCMI_D 10	LCD_G7	EVEN TOUT
	PB6	-	UART5_ TX	TIM4_C H1	HDMI- CEC	I2C1_SC L	-	DFSDM1 _DATIN5	USART1 _TX	-	CAN2_T X	QUADSPI _BK1_NC S	I2C4_SC L	FMC_SD NE1	DCMI_D 5	-	EVEN TOUT



		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Po	ort	sys	I2C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6	SPI2/I2S 2/SPI3/I2 S3/SAI1/ I2C4/UA RT4/DF SDM1	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI6/SAI 2/USART 6/UART4/ 5/7/8/OT G_FS/SP DIF	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSPI/S DMMC2/D FSDM1/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH	UART7/ FMC/SD MMC1/M DIOS/OT G2_FS	DCMI/L CD/DSI	LCD	sys
	PB7	-	-	TIM4_C H2		I2C1_SD A	-	DFSDM1 _CKIN5	USART1 _RX	-	-	-	12S4_SD A	FMC_NL	DCMI_V SYNC	-	EVEN TOUT
	PB8	-	I2C4_SC L	TIM4_C H3	TIM10_C H1	I2C1_SC L	-	DFSDM1 _CKIN7	UART5_ RX	-	CAN1_R X	SDMMC2 _D4	ETH_MII_ TXD3	SDMMC _D4	DCMI_D 6	LCD_B6	EVEN TOUT
	PB9	-	I2C4_SD A	TIM4_C H4	TIM11_CH 1	I2C1_SD A	SPI2_NS S/I2S2_ WS	DFSDM1 _DATIN7	UART5_T X	-	CAN1_T X	SDMMC2 _D5	I2C4_SM BA	SDMMC _D5	DCMI_D 7	LCD_B7	EVEN TOUT
	PB10	-	TIM2_C H3	-	-	12C2_SC L	SPI2_SC K/I2S2_ CK	DFSDM1 _DATIN7	USART3 _TX	-	QUADSP I_BK1_N CS	OTG_HS_ ULPI_D3	ETH_MII_ RX_ER	-	-	LCD_G4	EVEN TOUT
Port B	PB11	-	TIM2_C H4	-	-	I2C2_SD A	-	DFSDM1 _CKIN7	USART3 _RX	-	-	OTG_HS_ ULPI_D4	ETH_MII_ TX_EN/E TH_RMII_ TX_EN	-	DSI_TE	LCD_G5	EVEN TOUT
	PB12	-	TIM1_B KIN	-	-	I2C2_SM BA	SPI2_NS S/I2S2_ WS	DFSDM1 _DATIN1	USART3 _CK	UART5_ RX	CAN2_R X	OTG_HS_ ULPI_D5	ETH_MII_ TXD0/ET H_RMII_T XD0	OTG_HS _ID	-	-	EVEN TOUT
	PB13	-	TIM1_C H1N	-	-	-	SPI2_SC K/I2S2_ CK	DFSDM1 _CKIN1	USART3 _CTS	UART5_T X	CAN2_T X	OTG_HS_ ULPI_D6	ETH_MII_ TXD1/ET H_RMII_T XD1	-	-	-	EVEN TOUT
	PB14	-	TIM1_C H2N	-	TIM8_CH 2N	USART1_ TX	SPI2_MI SO	DFSDM1 _DATIN2	USART3 _RTS	UART4_ RTS	TIM12_C H1	SDMMC2 _D0	-	OTG_HS _DM	-	-	EVEN TOUT
	PB15	RTC_RE FIN	TIM1_C H3N	-	TIM8_CH 3N	USART1_ RX	SPI2_M OSI/I2S2 _SD	DFSDM1 _CKIN2	-	UART4_ CTS	TIM12_C H2	SDMMC2 _D1	-	OTG_HS _DP	-	-	EVEN TOUT

Pinouts and pin description

STM32F765xx STM32F767xx STM32F768Ax STM32F769xx

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Po	ort	sys	I2C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6	SPI2/I2S 2/SPI3/I2 S3/SAI1/ I2C4/UA RT4/DF SDM1	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI6/SAI 2/USART 6/UART4/ 5/7/8/OT G_FS/SP DIF	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSPI/S DMMC2/D FSDM1/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH	UART7/ FMC/SD MMC1/M DIOS/OT G2_FS	DCMI/L CD/DSI	LCD	sys
	PC0	-	-	-	DFSDM1_ CKIN0	-	-	DFSDM1 _DATIN4	-	SAI2_FS _B	-	OTG_HS_ ULPI_ST P	-	FMC_SD NWE	-	LCD_R5	EVEN TOUT
	PC1	TRACED 0	-	-	DFSDM1_ DATAIN0	-	SPI2_M OSI/I2S2 _SD	SAI1_SD _A	-	-	-	DFSDM1_ CKIN4	ETH_MD C	MDIOS_ MDC	-	-	EVEN TOUT
	PC2	-	-	-	DFSDM1_ CKIN1	-	SPI2_MI SO	DFSDM1 _CKOUT	-	-	-	OTG_HS_ ULPI_DIR	ETH_MII_ TXD2	FMC_SD NE0	-	-	EVEN TOUT
	PC3	-	-	-	DFSDM1_ DATAIN1	-	SPI2_M OSI/I2S2 _SD	-	-	-	-	OTG_HS_ ULPI_NX T	ETH_MII_ TX_CLK	FMC_SD CKE0	-	-	EVEN TOUT
	PC4	-	-	-	DFSDM1_ CKIN2	-	I2S1_M CK	-	-	SPDIF_R X2	-	-	ETH_MII_ RXD0/ET H_RMII_ RXD0	FMC_SD NE0	-	-	EVEN TOUT
Port C	PC5	-	-	-	DFSDM1_ DATAIN2	-	-	-	-	SPDIF_R X3	-	-	ETH_MII_ RXD1/ET H_RMII_ RXD1	FMC_SD CKE0	-	-	EVEN TOUT
	PC6	-	-	TIM3_C H1	TIM8_CH 1	-	12S2_M CK	-	DFSDM1 _CKIN3	USART6 _TX	FMC_NW AIT	SDMMC2 _D6	-	SDMMC _D6	DCMI_D 0	LCD_HS YNC	EVEN TOUT
	PC7	-	-	TIM3_C H2	TIM8_ CH2	-	-	I2S3_M CK	DFSDM1 _DATAIN 3	USART6 _RX	FMC_NE	SDMMC2 _D7	-	SDMMC _D7	DCMI_D 1	LCD_G6	EVEN TOUT
	PC8	TRACED 1	-	TIM3_C H3	TIM8_ CH3	-	-	-	UART5_ RTS	USART6 _CK	FMC_NE 2/FMC_N CE	-	-	SDMMC _D0	DCMI_D 2	-	EVEN TOUT
	PC9	MCO2	-	TIM3_C H4	TIM8_ CH4	I2C3_SD A	I2S_CKI N	-	UART5_ CTS	-	QUADSP I_BK1_IO 0	LCD_G3	-	SDMMC _D1	DCMI_D 3	LCD_B2	EVEN TOUT
	PC10	-	-	-	DFSDM1_ CKIN5	-	-	SPI3_SC K/I2S3_ CK	USART3 _TX	UART4_T X	QUADSP I_BK1_IO 1	-	-	SDMMC _D2	DCMI_D 8	LCD_R2	EVEN TOUT



		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Po	ort	sys	12C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6	SPI2/I2S 2/SPI3/I2 S3/SAI1/ I2C4/UA RT4/DF SDM1	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI6/SAI 2/USART 6/UART4/ 5/7/8/OT G_FS/SP DIF	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSPI/S DMMC2/D FSDM1/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH	UART7/ FMC/SD MMC1/M DIOS/OT G2_FS	DCMI/L CD/DSI	LCD	sys
	PC11	-	-	-	DFSDM1_ DATAIN5	-	-	SPI3_MI SO	USART3 _RX	UART4_ RX	QUADSP I_BK2_N CS	-	-	SDMMC _D3	DCMI_D 4	-	EVEN TOUT
	PC12	TRACED 3	-	-	-	-	-	SPI3_M OSI/I2S3 _SD	USART3 _CK	UART5_T X	-	-	-	SDMMC _CK	DCMI_D 9	-	EVEN TOUT
Port C	PC13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PC14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PC15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PD0	-	-	-	DFSDM1_ CKIN6	-	-	DFSDM1 _DATAIN 7	-	UART4_ RX	CAN1_R X	-	-	FMC_D2	-	-	EVEN TOUT
	PD1	-	-	-	DFSDM1_ DATAIN6	-	-	DFSDM1 _CKIN7	-	UART4_T X	CAN1_T	-	-	FMC_D3	-	-	EVEN TOUT
	PD2	TRACED 2	-	TIM3_ET R	-	-	-	-	-	UART5_ RX	-	-	-	SDMMC _CMD	DCMI_D 11	-	EVEN TOUT
D4 D	PD3	-	-	-	DFSDM1_ CKOUT	-	SPI2_SC K/I2S2_ CK	DFSDM1 _DATAIN 0	USART2 _CTS	-	-	-	-	FMC_CL K	DCMI_D 5	LCD_G7	EVEN TOUT
Port D	PD4	-	-	-	-	-	-	DFSDM1 _CKIN0	USART2 _RTS	-	-	-	-	FMC_N OE	-	-	EVEN TOUT
	PD5	-	-	-	-	-	-	-	USART2 _TX	-	-	-	-	FMC_N WE	-	-	EVEN TOUT
	PD6	-	-	-	DFSDM1_ CKIN4	-	SPI3_M OSI/I2S3 _SD	SAI1_SD _A	USART2 _RX	-	-	DFSDM1_ DATAIN1	SDMMC2 _CK	FMC_N WAIT	DCMI_D 10	LCD_B2	EVEN TOUT
	PD7	-	-	-	DFSDM1_ DATAIN4	-	SPI1_M OSI/I2S1 _SD	DFSDM1 _CKIN1	USART2 _CK	SPDIF_R X0	-	-	SDMMC2 _CMD	FMC_NE 1	-	-	EVEN TOUT

Pinouts and pin description

# Table 13. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx alternate function mapping (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Po	ort	sys	I2C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6	SPI2/I2S 2/SPI3/I2 S3/SAI1/ I2C4/UA RT4/DF SDM1	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI6/SAI 2/USART 6/UART4/ 5/7/8/OT G_FS/SP DIF	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSPI/S DMMC2/D FSDM1/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH	UART7/ FMC/SD MMC1/M DIOS/OT G2_FS	DCMI/L CD/DSI	LCD	sys
	PD8	-	-	-	DFSDM1_ CKIN3	-	-	-	USART3 _TX	SPDIF_R X1	-	-	-	FMC_D1	-	-	EVEN TOUT
	PD9	-	-	-	DFSDM1_ DATAIN3	-	-	-	USART3 _RX	-	-	-	-	FMC_D1	-	-	EVEN TOUT
	PD10	-	-	-	DFSDM1_ CKOUT	-	-	-	USART3 _CK	-	-	-	-	FMC_D1 5	-	LCD_B3	EVEN TOUT
	PD11	-	-	-	-	I2C4_SM BA	-	-	USART3 _CTS	-	QUADSP I_BK1_IO 0	SAI2_SD_ A	-	FMC_A1 6/FMC_ CLE	-	-	EVEN TOUT
Port D	PD12	-	ı	TIM4_C H1	LPTIM1_I N1	I2C4_SC L	-	-	USART3 _RTS	-	QUADSP I_BK1_IO 1	SAI2_FS_ A	ı	FMC_A1 7/FMC_ ALE	ı	-	EVEN TOUT
	PD13	-	1	TIM4_C H2	LPTIM1_ OUT	I2C4_SD A	-	-	1	-	QUADSP I_BK1_IO 3	SAI2_SC K_A	1	FMC_A1 8	ı	-	EVEN TOUT
	PD14	-	-	TIM4_C H3	-	-	-	-	-	UART8_ CTS	-	-	-	FMC_D0	-	-	EVEN TOUT
	PD15	-	-	TIM4_C H4	-	-	-	-	-	UART8_ RTS	-	-	-	FMC_D1	-	-	EVEN TOUT
	PE0	-	-	TIM4_ET R	LPTIM1_E TR	-	-	-	-	UART8_ Rx	-	SAI2_MC K_A	-	FMC_NB L0	DCMI_D 2	-	EVEN TOUT
	PE1	-	-	-	LPTIM1_I N2	-	-	-	-	UART8_T x	-	-	-	FMC_NB L1	DCMI_D 3	-	EVEN TOUT
Port E	PE2	TRACEC LK	-	-	-	-	SPI4_SC K	SAI1_M CLK_A	-	-	QUADSP I_BK1_IO 2	-	ETH_MII_ TXD3	FMC_A2	-	-	EVEN TOUT
	PE3	TRACED 0	-	-	-	-	-	SAI1_SD _B	-	-	-	-	-	FMC_A1	-	-	EVEN TOUT



		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Po	ort	sys	12C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6	SPI2/I2S 2/SPI3/I2 S3/SAI1/ I2C4/UA RT4/DF SDM1	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI6/SAI 2/USART 6/UART4/ 5/7/8/OT G_FS/SP DIF	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSPI/S DMMC2/D FSDM1/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH	UART7/ FMC/SD MMC1/M DIOS/OT G2_FS	DCMI/L CD/DSI	LCD	sys
	PE4	TRACED 1	-	-	-	-	SPI4_NS S	SAI1_FS _A	-	-	-	DFSDM1_ DATAIN3	-	FMC_A2	DCMI_D 4	LCD_B0	EVEN TOUT
	PE5	TRACED 2	-	-	TIM9_CH 1	-	SPI4_MI SO	SAI1_SC K_A	-	-	-	DFSDM1_ CKIN3	-	FMC_A2	DCMI_D 6	LCD_G0	EVEN TOUT
	PE6	TRACED 3	TIM1_B KIN2	-	TIM9_CH 2	-	SPI4_M OSI	SAI1_SD _A	-	-	-	SAI2_MC K_B	-	FMC_A2	DCMI_D 7	LCD_G1	EVEN TOUT
	PE7	-	TIM1_ET R	-	-	-	-	DFSDM1 _DATAIN 2	-	UART7_ Rx	-	QUADSPI _BK2_IO0	-	FMC_D4	-	-	EVEN TOUT
	PE8	-	TIM1_C H1N	-	-	-	-	DFSDM1 _CKIN2	-	UART7_T x	-	QUADSPI _BK2_IO1	-	FMC_D5	-	-	EVEN TOUT
	PE9	-	TIM1_C H1	-	1	1	-	DFSDM1 _CKOUT	1	UART7_ RTS	-	QUADSPI _BK2_IO2	1	FMC_D6	1	1	EVEN TOUT
Port E	PE10	-	TIM1_C H2N	-	-	-	-	DFSDM1 _DATAIN 4	-	UART7_ CTS	-	QUADSPI _BK2_IO3	-	FMC_D7	-	-	EVEN TOUT
	PE11	-	TIM1_C H2	-	-	-	SPI4_NS S	DFSDM1 _CKIN4	-	-	-	SAI2_SD_ B	-	FMC_D8	-	LCD_G3	EVEN TOUT
	PE12	-	TIM1_C H3N	-	-	-	SPI4_SC K	DFSDM1 _DATAIN 5	-	-	-	SAI2_SC K_B	-	FMC_D9	-	LCD_B4	EVEN TOUT
	PE13	-	TIM1_C H3	-	-	-	SPI4_MI SO	DFSDM1 _CKIN5	-	-	-	SAI2_FS_ B	-	FMC_D1	-	LCD_DE	EVEN TOUT
	PE14	-	TIM1_C H4	-	-	-	SPI4_M OSI	-	-	-	-	SAI2_MC K_B	-	FMC_D1	-	LCD_CL K	EVEN TOUT
	PE15	-	TIM1_B KIN	-	-	-	-	-	-	-	-	-	-	FMC_D1 2	-	LCD_R7	EVEN TOUT

Pinouts and pin description

## Table 13. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx alternate function mapping (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Po	ort	sys	I2C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6	SPI2/I2S 2/SPI3/I2 S3/SAI1/ I2C4/UA RT4/DF SDM1	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI6/SAI 2/USART 6/UART4/ 5/7/8/OT G_FS/SP DIF	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSPI/S DMMC2/D FSDM1/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH	UART7/ FMC/SD MMC1/M DIOS/OT G2_FS	DCMI/L CD/DSI	LCD	sys
	PF0	-	-	-	-	I2C2_SD A	-	-	-	-	-	-	-	FMC_A0	-	-	EVEN TOUT
	PF1	-	-	-	-	I2C2_SC L	-	-	-	-	-	-	-	FMC_A1	-	-	EVEN TOUT
	PF2	-	-	-	-	I2C2_SM BA	-	-	-	-	-	-	-	FMC_A2	-	-	EVEN TOUT
	PF3	1	-	-	1	1	-	-	-	-	1	1	1	FMC_A3	1	1	EVEN TOUT
	PF4	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A4	-	-	EVEN TOUT
	PF5	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A5	-	-	EVEN TOUT
Port F	PF6	-	-	-	TIM10_C H1	-	SPI5_NS S	SAI1_SD _B	-	UART7_ Rx	QUADSP I_BK1_IO 3	-	-	-	-	-	EVEN TOUT
	PF7	-	-	-	TIM11_CH 1	-	SPI5_SC K	SAI1_M CLK_B	-	UART7_T x	QUADSP I_BK1_IO 2	-	-	-	-	1	EVEN TOUT
	PF8	-	-	-	-	-	SPI5_MI SO	SAI1_SC K_B	-	UART7_ RTS	TIM13_C H1	QUADSPI _BK1_IO0	-	-	-	-	EVEN TOUT
	PF9	-	-	-	-	-	SPI5_M OSI	SAI1_FS _B	-	UART7_ CTS	TIM14_C H1	QUADSPI _BK1_IO1	-	-	-	-	EVEN TOUT
	PF10	1	-	-	ı	ı	-	-	-	-	QUADSP I_CLK	-	ı	-	DCMI_D 11	LCD_DE	EVEN TOUT
	PF11	-	-	-	-	-	SPI5_M OSI	-	-	-	-	SAI2_SD_ B	-	FMC_SD NRAS	DCMI_D 12	-	EVEN TOUT





		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Po	ort	sys	I2C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6	SPI2/I2S 2/SPI3/I2 S3/SAI1/ I2C4/UA RT4/DF SDM1	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI6/SAI 2/USART 6/UART4/ 5/7/8/OT G_FS/SP DIF	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSPI/S DMMC2/D FSDM1/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH	UART7/ FMC/SD MMC1/M DIOS/OT G2_FS	DCMI/L CD/DSI	LCD	sys
	PF12	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A6	-	-	EVEN TOUT
Port F	PF13	-	-	-	-	I2C4_SM BA	-	DFSDM1 _DATAIN 6	-	-	-	-	-	FMC_A7	-	-	EVEN TOUT
	PF14	-	-	-	-	I2C4_SC L	-	DFSDM1 _CKIN6	-	-	-	-	-	FMC_A8	-	-	EVEN TOUT
	PF15	-	-	-	-	I2C4_SD A	-	-	-	-	-	-	-	FMC_A9	-	-	EVEN TOUT
	PG0	ı	-	-	ı	1	-	-	-	-	-	-	-	FMC_A1	ı	ı	EVEN TOUT
	PG1	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A1	-	-	EVEN TOUT
	PG2	ı	-	-	-	-	-	-	-	-	-	-	-	FMC_A1	-	-	EVEN TOUT
	PG3	ı	-	-	-	-	-	-	-	-	-	-	-	FMC_A1	-	-	EVEN TOUT
Port G	PG4	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A1 4/FMC_ BA0	-	-	EVEN TOUT
	PG5	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A1 5/FMC_ BA1	-	-	EVEN TOUT
	PG6	-	-	-	-	-	-	-	-	-	-	-	-	FMC_NE	DCMI_D 12	LCD_R7	EVEN TOUT
	PG7	-	-	-	-	-	-	SAI1_M CLK_A	-	USART6 _CK	-	-	-	FMC_IN T	DCMI_D 13	LCD_CL K	EVEN TOUT

Pinouts and pin description

# Table 13. STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx alternate function mapping (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Po	ort	sys	I2C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6	SPI2/I2S 2/SPI3/I2 S3/SAI1/ I2C4/UA RT4/DF SDM1	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI6/SAI 2/USART 6/UART4/ 5/7/8/OT G_FS/SP DIF	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSPI/S DMMC2/D FSDM1/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH	UART7/ FMC/SD MMC1/M DIOS/OT G2_FS	DCMI/L CD/DSI	LCD	sys
	PG8	-	-	-	-	-	SPI6_NS S	-	SPDIF_R X2	USART6 _RTS	-	-	ETH_PPS _OUT	FMC_SD CLK	-	LCD_G7	EVEN TOUT
	PG9	-	-	-	-	-	SPI1_MI SO	-	SPDIF_R X3	USART6 _RX	QUADSP I_BK2_IO 2	SAI2_FS_ B	SDMMC2 _D0	FMC_NE 2/FMC_ NCE	DCMI_V SYNC	-	EVEN TOUT
	PG10	-	1	-	-	ı	SPI1_NS S/I2S1_ WS	ı	ı	ı	LCD_G3	SAI2_SD_ B	SDMMC2 _D1	FMC_NE	DCMI_D 2	LCD_B2	EVEN TOUT
Port G	PG11	-	-	-	-	-	SPI1_SC K/I2S1_ CK	-	SPDIF_R X0	-	-	SDMMC2 _D2	ETH_MII_ TX_EN/E TH_RMII_ TX_EN	-	DCMI_D 3	LCD_B3	EVEN TOUT
Poil G	PG12	-	-	-	LPTIM1_I N1	-	SPI6_MI SO	-	SPDIF_R X1	USART6 _RTS	LCD_B4	-	SDMMC2 _D3	FMC_NE	-	LCD_B1	EVEN TOUT
	PG13	TRACED 0	-	-	LPTIM1_ OUT	-	SPI6_SC K	-	-	USART6 _CTS	-	-	ETH_MII_ TXD0/ET H_RMII_T XD0	FMC_A2	1	LCD_R0	EVEN TOUT
	PG14	TRACED 1	-	-	LPTIM1_E TR	-	SPI6_M OSI	-	-	USART6 _TX	QUADSP I_BK2_IO 3	-	ETH_MII_ TXD1/ET H_RMII_T XD1	FMC_A2 5	-	LCD_B0	EVEN TOUT
	PG15	-	-	-	-	-	-	-	-	USART6 _CTS	-	-	-	FMC_SD NCAS	DCMI_D 13	-	EVEN TOUT



		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Po	ort	sys	I2C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6	SPI2/I2S 2/SPI3/I2 S3/SAI1/ I2C4/UA RT4/DF SDM1	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI6/SAI 2/USART 6/UART4/ 5/7/8/OT G_FS/SP DIF	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSPI/S DMMC2/D FSDM1/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH	UART7/ FMC/SD MMC1/M DIOS/OT G2_FS	DCMI/L CD/DSI	LCD	sys
	PH0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PH1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PH2	-	-	-	LPTIM1_I N2	-	-	-	-	-	QUADSP I_BK2_IO 0	SAI2_SC K_B	ETH_MII_ CRS	FMC_SD CKE0	-	LCD_R0	EVEN TOUT
	PH3	-	-	-	-	-	-	-	-	-	QUADSP I_BK2_IO 1	SAI2_MC K_B	ETH_MII_ COL	FMC_SD NE0	-	LCD_R1	EVEN TOUT
	PH4	-	-	-	-	12C2_SC L	-	-	-	-	LCD_G5	OTG_HS_ ULPI_NX T	-	-	-	LCD_G4	EVEN TOUT
	PH5	-	-	-	-	I2C2_SD A	SPI5_NS S	-	-	-	-	-	-	FMC_SD NWE	-	-	EVEN TOUT
Port H	PH6	-	-	-	-	I2C2_SM BA	SPI5_SC K	-	-	-	TIM12_C H1	-	ETH_MII_ RXD2	FMC_SD NE1	DCMI_D 8	-	EVEN TOUT
	PH7	-	-	-	-	I2C3_SC L	SPI5_MI SO	-	-	-	-	-	ETH_MII_ RXD3	FMC_SD CKE1	DCMI_D 9	-	EVEN TOUT
	PH8	-	-	-	-	I2C3_SD A	-	-	-	-	-	-	-	FMC_D1	DCMI_H SYNC	LCD_R2	EVEN TOUT
	PH9	-	-	-	-	I2C3_SM BA	-	-	-	-	TIM12_C H2	-	-	FMC_D1	DCMI_D 0	LCD_R3	EVEN TOUT
	PH10	-	-	TIM5_C H1	-	I2C4_SM BA	-	-	-	-	-	-	-	FMC_D1 8	DCMI_D 1	LCD_R4	EVEN TOUT
	PH11	-	-	TIM5_C H2	-	I2C4_SC L	-	-	-	-	-	-	-	FMC_D1	DCMI_D 2	LCD_R5	EVEN TOUT
	PH12	-	-	TIM5_C H3	-	I2C4_SD A	-	-	-	-	-	-	-	FMC_D2 0	DCMI_D 3	LCD_R6	EVEN TOUT
	PH13	-	-	-	TIM8_CH 1N	-	-	-	-	UART4_T X	CAN1_T X	-	-	FMC_D2 1	-	LCD_G2	EVEN TOUT

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
P	ort	sys	I2C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6	SPI2/I2S 2/SPI3/I2 S3/SAI1/ I2C4/UA RT4/DF SDM1	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI6/SAI 2/USART 6/UART4/ 5/7/8/OT G_FS/SP DIF	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSPI/S DMMC2/D FSDM1/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH	UART7/ FMC/SD MMC1/M DIOS/OT G2_FS	DCMI/L CD/DSI	LCD	sys
Dort II	PH14	-	-	-	TIM8_CH 2N	-	-	-	-	UART4_ RX	CAN1_R X	-	-	FMC_D2	DCMI_D 4	LCD_G3	EVEN TOUT
Port H	PH15	-	-	-	TIM8_CH 3N	-	-	-	-	-	-	-	-	FMC_D2	DCMI_D 11	LCD_G4	EVEN TOUT
	PI0	-	-	TIM5_C H4	-	-	SPI2_NS S/I2S2_ WS	-	-	-	-	-	-	FMC_D2	DCMI_D 13	LCD_G5	EVEN TOUT
	PI1	-	-	-	TIM8_BKI N2	-	SPI2_SC K/I2S2_ CK	-	-	-	-	-	-	FMC_D2 5	DCMI_D 8	LCD_G6	EVEN TOUT
	PI2	-	-	-	TIM8_CH 4	-	SPI2_MI SO	-	-	-	-	-	-	FMC_D2	DCMI_D 9	LCD_G7	EVEN TOUT
	PI3	-	-	-	TIM8_ET R	-	SPI2_M OSI/I2S2 _SD	-	-	-	-	-	-	FMC_D2	DCMI_D 10	-	EVEN TOUT
	PI4	-	-	-	TIM8_BKI N	-	-	-	-	-	-	SAI2_MC K_A	-	FMC_NB L2	DCMI_D 5	LCD_B4	EVEN TOUT
Port I	PI5	-	-	-	TIM8_CH 1	-	-	-	-	-	-	SAI2_SC K_A	-	FMC_NB L3	DCMI_V SYNC	LCD_B5	EVEN TOUT
	PI6	-	-	-	TIM8_CH 2	-	-	-	-	-	-	SAI2_SD_ A	-	FMC_D2	DCMI_D 6	LCD_B6	EVEN TOUT
	PI7	-	-	-	TIM8_CH 3	-	-	-	-	-	-	SAI2_FS_ A	-	FMC_D2 9	DCMI_D 7	LCD_B7	EVEN TOUT
	PI8	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PI9	-	-	-	-	-	-	-	-	UART4_ RX	CAN1_R X	-	-	FMC_D3	-	LCD_VS YNC	EVEN TOUT
	PI10	-	-	-	-	-	-	-	-	-	-	-	ETH_MII_ RX_ER	FMC_D3	-	LCD_HS YNC	EVEN TOUT
	PI11	-	_	-	-	-	-	-	-	-	LCD_G6	OTG_HS_ ULPI_DIR	-	-	-	-	EVEN TOUT



		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Po	ort	sys	I2C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6	SPI2/I2S 2/SPI3/I2 S3/SAI1/ I2C4/UA RT4/DF SDM1	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI6/SAI 2/USART 6/UART4/ 5/7/8/OT G_FS/SP DIF	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSPI/S DMMC2/D FSDM1/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH	UART7/ FMC/SD MMC1/M DIOS/OT G2_FS	DCMI/L CD/DSI	LCD	sys
	PI12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_HS YNC	EVEN TOUT
D. III	PI13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_VS YNC	EVEN TOUT
Port I	PI14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_CL K	EVEN TOUT
	PI15	-	-	-	-	-	-	-	-	-	LCD_G2	-	-	-	-	LCD_R0	EVEN TOUT
	PJ0	-	-	-	-	-	-	-	-	-	LCD_R7	-	-	-	-	LCD_R1	EVEN TOUT
	PJ1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_R2	EVEN TOUT
	PJ2	-	-	-	-	-	-	-	-	-	-	-	-	-	DSI_TE	LCD_R3	EVEN TOUT
	PJ3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_R4	EVEN TOUT
	PJ4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_R5	EVEN TOUT
Port J	PJ5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_R6	EVEN TOUT
	PJ6	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_R7	EVEN TOUT
	PJ7	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_G0	EVEN TOUT
	PJ8	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_G1	EVEN TOUT
	PJ9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_G2	EVEN TOUT
	PJ10	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_G3	EVEN TOUT

DS11532 Rev 8

102/256

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
P	ort	sys	I2C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6	SPI2/I2S 2/SPI3/I2 S3/SAI1/ I2C4/UA RT4/DF SDM1	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI6/SAI 2/USART 6/UART4/ 5/7/8/OT G_FS/SP DIF	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSPI/S DMMC2/D FSDM1/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH	UART7/ FMC/SD MMC1/M DIOS/OT G2_FS	DCMI/L CD/DSI	LCD	sys
	PJ11	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_G4	EVEN TOUT
	PJ12	-	-	-	-	-	-	-	-	-	LCD_G3	-	-	-	-	LCD_B0	EVEN TOUT
Port J	PJ13	-	-	-	-	-	-	-	-	-	LCD_G4	-	-	-	-	LCD_B1	EVEN TOUT
	PJ14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B2	EVEN TOUT
	PJ15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B3	EVEN TOUT
	PK0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_G5	EVEN TOUT
	PK1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_G6	EVEN TOUT
	PK2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_G7	EVEN TOUT
Port K	PK3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B4	EVEN TOUT
Port K	PK4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B5	EVEN TOUT
	PK5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B6	EVEN TOUT
	PK6	-	-	-		r.	-	-	-	-	-	-	-	í	-	LCD_B7	EVEN TOUT
	PK7	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_DE	EVEN TOUT



## 5 Memory mapping

Refer to the product line reference manual for details on the memory mapping as well as the boundary addresses for all peripherals.

### 6 Electrical characteristics

### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

#### 6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$ ).

### 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A$  = 25 °C,  $V_{DD}$  = 3.3 V (for the 1.7 V  $\leq$  V<sub>DD</sub>  $\leq$  3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean±2σ).

### 6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 22.

### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 23*.



## 6.1.6 Power supply scheme




Figure 24. STM32F769xx/STM32F779xx power supply scheme




Figure 25. STM32F765xx/STM32F767xx/STM32F777xx power supply scheme

- To connect BYPASS\_REG and PDR\_ON pins, refer to Section 3.18: Power supply supervisor and Section 3.19: Voltage regulator.
- 2. The two 2.2  $\mu$ F ceramic capacitors should be replaced by two 100 nF decoupling capacitors when the voltage regulator is OFF.
- 3. The 4.7  $\mu\text{F}$  ceramic capacitor must be connected to one of the  $V_{DD}$  pin.
- 4.  $V_{DDA} = V_{DD}$  and  $V_{SSA} = V_{SS}$ .

Caution:

Each power supply pair ( $V_{DD}/V_{SS}$ ,  $V_{DDA}/V_{SSA}$  ...) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure good operation of the device. It is not recommended to remove filtering capacitors to reduce PCB size or cost. This might cause incorrect operation of the device.

### 6.1.7 Current consumption measurement

IDD\_VBAT VBAT VDD VDD VDDA

Figure 26. Current consumption measurement scheme

## 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 14: Voltage characteristics*, *Table 15: Current characteristics*, and *Table 16: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and the functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. The device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard. Extended mission profiles are available on demand.

Symbol	Ratings	Min	Max	Unit
V <sub>DD</sub> -V <sub>SS</sub>	External main supply voltage (including V <sub>DDA</sub> , V <sub>DD,</sub> V <sub>BAT</sub> , V <sub>DDUSB</sub> , V <sub>DDDSI</sub> (1) and V <sub>DDSDMMC</sub> ) (2)	- 0.3	4.0	
	Input voltage on FT pins <sup>(3)</sup>	V <sub>SS</sub> - 0.3	V <sub>DD</sub> +4.0	]
\ <u>'</u>	Input voltage on TTa pins	V <sub>SS</sub> - 0.3	4.0	V
V <sub>IN</sub>	Input voltage on any other pin	V <sub>SS</sub> - 0.3	4.0	
	Input voltage on BOOT pin	V <sub>SS</sub>	9.0	
∆V <sub>DDx</sub>	Variations between different V <sub>DD</sub> power pins	-	50	mV
V <sub>SSX</sub> -V <sub>SS</sub>	Variations between all the different ground pins <sup>(4)</sup>	-	50	IIIV
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	see Section Absolute in ratings (ele sensitivity)	naximum ectrical	-

Table 14. Voltage characteristics

- 1. Applicable only for STM32F7x9 sales types.
- 2. All main power  $(V_{DD}, V_{DDA}, V_{DDSDMMC}, V_{DDUSB}, V_{DDDSI})$  and ground  $(V_{SS}, V_{SSA})$  pins must always be connected to the external power supply, in the permitted range.
- V<sub>IN</sub> maximum value must always be respected. Refer to Table 15 for the values of the maximum allowed injected current.
- 4. Include V<sub>REF-</sub> pin.

**Table 15. Current characteristics** 

Symbol	Ratings	Max.	Unit
$\Sigma I_{VDD}$	Total current into sum of all V <sub>DD_x</sub> power lines (source) <sup>(1)</sup>	420	
Σ I <sub>VSS</sub>	Total current out of sum of all V <sub>SS_x</sub> ground lines (sink) <sup>(1)</sup>	-420	
Σ I <sub>VDDUSB</sub>	Total current into V <sub>DDUSB</sub> power line (source)	25	
Σ I <sub>VDDSDMMC</sub>	Total current into V <sub>DDSDMMC</sub> power line (source)	60	
I <sub>VDD</sub>	Maximum current into each V <sub>DD_x</sub> power line (source) <sup>(1)</sup>	100	
I <sub>VDDSDMMC</sub>	Maximum current into V <sub>DDSDMMC</sub> power line (source): PG[12:9], PD[7:6]	100	
I <sub>VSS</sub>	Maximum current out of each V <sub>SS_x</sub> ground line (sink) <sup>(1)</sup>	-100	
1	Output current sunk by any I/O and control pin	25	
I <sub>IO</sub>	Output current sourced by any I/Os and control pin	-25	mA
	Total output current sunk by sum of all I/O and control pins (2)	120	
71	Total output current sunk by sum of all USB I/Os	25	
$\Sigma I_{IO}$	Total output current sunk by sum of all SDMMC I/Os	120	
	Total output current sourced by sum of all I/Os and control pins except USB I/Os <sup>(2)</sup>	-120	
ı	Injected current on FT, FTf, RST and B pins (3)	-5/+0	
I <sub>INJ(PIN)</sub>	Injected current on TTa pins <sup>(4)</sup>	±5	
$\Sigma I_{\text{INJ(PIN)}}^{(4)}$	Total injected current (sum of all I/O and control pins) <sup>(5)</sup>	±25	

- All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.
- 2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
- 3. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- 4. A positive injection is induced by V<sub>IN</sub>>V<sub>DDA</sub> while a negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *Table 14: Voltage characteristics* for the values of the maximum allowed input voltage.
- When several inputs are submitted to a current injection, the maximum ΣI<sub>INJ(PIN)</sub> is the absolute sum of the positive and negative injected currents (instantaneous values).

**Table 16. Thermal characteristics** 

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	- 65 to +150	°C
T <sub>J</sub>	Maximum junction temperature	125	)



# 6.3 Operating conditions

## 6.3.1 General operating conditions

Table 17. General operating conditions

Symbol	Parameter	Conditions <sup>(1)</sup>		Min	Тур	Max	Unit
		Power Scale 3 (VOS[1:0] bits in PWR_CR register = 0x01), Reg ON, over-drive OFF		0	ı	144	
		Power Scale 2 (VOS[1:0] bits in PWR_CR register = 0x10),	Over- drive OFF	0	ı	168	
f <sub>HCLK</sub>	Internal AHB clock frequency	Regulator ON	Over- drive ON	O	1	180	
		Power Scale 1 (VOS[1:0] bits in PWR CR register= 0x11),	Over- drive OFF	0	-	180	MHz
		Regulator ON d	Over- drive ON		-	216 <sup>(2)</sup>	
f	Internal APB1 clock frequency	Over-drive OFF	0	-	45		
f <sub>PCLK1</sub>	internal AFBT Clock frequency	Over-drive ON	0	ı	54		
f <sub>PCLK2</sub>	Internal APB2 clock frequency	Over-drive OFF		0	1	90	
PCLK2	internal 7th B2 Glock frequency	Over-drive ON		0	1	108	
$V_{DD}$	Standard operating voltage	-		1.7 <sup>(3)</sup>	-	3.6	
V <sub>DDA</sub> <sup>(4)(5)</sup>	Analog operating voltage (ADC limited to 1.2 M samples)	Must be the same potential as	, <sub>/</sub> (6)	1.7 <sup>(3)</sup>	ı	2.4	
V DDA	Analog operating voltage (ADC limited to 2.4 M samples)	widst be the same potential as	V DD	2.4	-	3.6	
.,	USB supply voltage (supply	USB not used		1.7	3.3	3.6	V
V <sub>DDUSB</sub>	voltage for PA11,PA12, PB14 and PB15 pins)	USB used		3.0	-	3.6	V
V <sub>BAT</sub>	Backup operating voltage	-	1.65	-	3.6		
V <sub>DDSDMMC</sub>	SDMMC2 supply voltage (supply voltage for PG[12:9] and PD6 pins)	It can be different from VDD	1.7	ı	3.6		
V <sub>DDDSI</sub>	DSI system operating	-		1.7	-	3.6	



Table 17. General operating conditions (continued)

Symbol	Parameter	Conditions <sup>(1)</sup>	Min	Тур	Max	Unit	
		Power Scale 3 ((VOS[1:0] bits in PWR_CR register = 0x01), 144 MHz HCLK max frequency	1.08	1.14	1.20		
V <sub>12</sub>	Regulator ON: 1.2 V internal voltage on V <sub>CAP_1</sub> /V <sub>CAP_2</sub> pins	Power Scale 2 ((VOS[1:0] bits in PWR_CR register = 0x10), 168 MHz HCLK max frequency with over-drive OFF or 180 MHz with over-drive ON	1.20	1.26	1.32		
		Power Scale 1 ((VOS[1:0] bits in PWR_CR register = 0x11), 180 MHz HCLK max frequency with over-drive OFF or 216 MHz with over-drive ON	1.26	1.32	1.40	V	
	Regulator OFF: 1.2 V external	Max frequency 144 MHz	1.10	1.14	1.20		
	voltage must be supplied from external regulator on	Max frequency 168MHz	1.20	1.26	1.32		
	V <sub>CAP_1</sub> /V <sub>CAP_2</sub> pins <sup>(7)</sup>	Max frequency 180 MHz	1.26	1.32	1.38		
	Input voltage on RST and FT	2 V ≤V <sub>DD</sub> ≤3.6 V	- 0.3	-	5.5		
	pins <sup>(8)</sup>	V <sub>DD</sub> ≤2 V	- 0.3	-	5.2		
V <sub>IN</sub>	Input voltage on TTa pins	-	- 0.3	-	V <sub>DDA</sub> + 0.3		
	Input voltage on BOOT pin -				9		
		LQFP100	-	-	465		
		WLCSP180	-	-	641		
		LQFP144	-	-	500		
D	Power dissipation at $T_A = 85$ °C for suffix 6 or $T_A = 105$ °C for	LQFP176	-	-	526	mW	
P <sub>D</sub>	suffix 7 <sup>(9)</sup>	UFBGA176	-	-	513	IIIVV	
		LQFP208	-	-	1053		
		TFBGA216	-	-	690		
		TFBGA100	-	-	552		
	Ambient temperature for 6 suffix	Maximum power dissipation	- 40	-	85	°C	
Ta	version	Low power dissipation <sup>(10)</sup>	- 40	-	105	_	
IA	Ambient temperature for 7 suffix	Maximum power dissipation	- 40	-	105	°C	
	version	Low power dissipation <sup>(10)</sup>	- 40	-	125		
TJ	Junction temperature range	6 suffix version	- 40	-	105	°C	
13	oundion temperature range	7 suffix version	- 40	-	125		

<sup>1.</sup> The over-drive mode is not supported at the voltage ranges from 1.7 to 2.1  $\rm V.$ 



<sup>2. 216</sup> MHz maximum frequency for 6 suffix version (200 MHz maximum frequency for 7 suffix version).

V<sub>DD</sub>/V<sub>DDA</sub> minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 3.18.2: Internal reset OFF).

<sup>4.</sup> When the ADC is used, refer to *Table 72: ADC characteristics*.

<sup>5.</sup> If  $V_{REF+}$  pin is present, it must respect the following condition:  $V_{DDA}-V_{REF+} < 1.2 \text{ V}$ .

- It is recommended to power V<sub>DD</sub> and V<sub>DDA</sub> from the same source. A maximum difference of 300 mV between V<sub>DD</sub> and V<sub>DDA</sub> can be tolerated during power-up and power-down operation.
- 7. The over-drive mode is not supported when the internal regulator is OFF.
- 8. To sustain a voltage higher than VDD+0.3, the internal Pull-up and Pull-Down resistors must be disabled
- 9. If  $T_A$  is lower, higher  $P_D$  values are allowed as long as  $T_J$  does not exceed  $T_{Jmax}$ .
- 10. In low power dissipation state, TA can be extended to this range as long as TJ does not exceed TJmax-

Table 18. Limitations depending on the operating power supply range

Operating power supply range	ADC operation	Maximum Flash memory access frequency with no wait states (f <sub>Flashmax</sub> )	Maximum HCLK frequency vs Flash memory wait states (1)(2)	I/O operation	Possible Flash memory operations
V <sub>DD</sub> =1.7 to 2.1 V <sup>(3)</sup>	Conversion time up to 1.2 Msps	20 MHz	180 MHz with 8 wait states and over-drive OFF	No I/O compensation	8-bit erase and program operations only
V <sub>DD</sub> = 2.1 to 2.4 V	Conversion time up to 1.2 Msps	22 MHz	216 MHz with 9 wait states and over-drive ON	No I/O compensation	16-bit erase and program operations
V <sub>DD</sub> = 2.4 to 2.7 V	Conversion time up to 2.4 Msps	24 MHz	216 MHz with 8 wait states and over-drive ON	I/O compensation works	16-bit erase and program operations
V <sub>DD</sub> = 2.7 to 3.6 V <sup>(4)</sup>	Conversion time up to 2.4 Msps	30 MHz	216 MHz with 6 wait states and over-drive ON	I/O compensation works	32-bit erase and program operations


Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no wait state is
required.

- 2. Thanks to the ART accelerator on ITCM interface and L1-cache on AXI interface, the number of wait states given here does not impact the execution speed from Flash memory since the ART accelerator or L1-cache allows to achieve a performance equivalent to 0-wait state program execution.
- V<sub>DD</sub>/V<sub>DDA</sub> minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 3.18.2: Internal reset OFF).
- The voltage range for USB full speed PHYs can drop down to 2.7 V. However the electrical characteristics of D- and D+ pins are degraded between 2.7 and 3 V.

#### 6.3.2 VCAP1/VCAP2 external capacitor

Stabilization for the main regulator is achieved by connecting an external capacitor  $C_{EXT}$  to the VCAP1/VCAP2 pins.  $C_{EXT}$  is specified in *Table 19*.

Figure 27. External capacitor C<sub>EXT</sub>



1. Legend: ESR is the equivalent series resistance.




Table 19. VCAP1/VCAP2 operating conditions<sup>(1)</sup>

Symbol	Parameter	Conditions
CEXT	Capacitance of external capacitor	2.2 μF
ESR	ESR of external capacitor	< 2 Ω

When bypassing the voltage regulator, the two 2.2 μF V<sub>CAP</sub> capacitors are not required and should be replaced by two 100 nF decoupling capacitors.

## 6.3.3 Operating conditions at power-up / power-down (regulator ON)

Subject to general operating conditions for T<sub>A</sub>.

Table 20. Operating conditions at power-up / power-down (regulator ON)

Symbol	Parameter	Min	Max	Unit
+	V <sub>DD</sub> rise time rate	20	8	µs/V
t <sub>VDD</sub>	V <sub>DD</sub> fall time rate	20	8	μ5/ ν

## 6.3.4 Operating conditions at power-up / power-down (regulator OFF)

Subject to general operating conditions for T<sub>A</sub>.

Table 21. Operating conditions at power-up / power-down (regulator OFF)<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
t	V <sub>DD</sub> rise time rate	Power-up	20	∞	
t <sub>VDD</sub>	V <sub>DD</sub> fall time rate	Power-down	20	∞	μs/V
+	V <sub>CAP_1</sub> and V <sub>CAP_2</sub> rise time rate	Power-up	20	∞	μ5/ ν
t <sub>VCAP</sub>	V <sub>CAP_1</sub> and V <sub>CAP_2</sub> fall time rate	Power-down	20	8	

To reset the internal logic at power-down, a reset must be applied on pin PA0 when V<sub>DD</sub> reach below 1.08 V

#### 6.3.5 Reset and power control block characteristics

The parameters given in *Table 22* are derived from tests performed under ambient temperature and V<sub>DD</sub> supply voltage conditions summarized in *Table 17*.

Table 22. Reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		PLS[2:0]=000 (rising edge)	2.09	2.14	2.19	V
		PLS[2:0]=000 (falling edge)	1.98	2.04	2.08	V
		PLS[2:0]=001 (rising edge)	2.23	2.30	2.37	V
		PLS[2:0]=001 (falling edge)	2.13	2.19	2.25	V
		PLS[2:0]=010 (rising edge)	2.39	2.45	2.51	V
		PLS[2:0]=010 (falling edge)	2.29	2.35	2.39	V
	Programmable voltage detector level selection	PLS[2:0]=011 (rising edge)	2.54	2.60	2.65	V
W		PLS[2:0]=011 (falling edge)	2.44	2.51	2.56	V
V <sub>PVD</sub>		PLS[2:0]=100 (rising edge)	2.70	2.76	2.82	V
		PLS[2:0]=100 (falling edge)	2.59	2.66	2.71	V
		PLS[2:0]=101 (rising edge)	2.86	2.93	2.99	V
		PLS[2:0]=101 (falling edge)	2.65	2.84	2.92	V
		PLS[2:0]=110 (rising edge)	2.96	3.03	3.10	V
		PLS[2:0]=110 (falling edge)	2.85	2.93	2.99	V
		PLS[2:0]=111 (rising edge)	3.07	3.14	3.21	V
		PLS[2:0]=111 (falling edge)	2.95	3.03	3.09	V
V <sub>PVDhyst</sub> <sup>(1)</sup>	PVD hysteresis	-	-	100	-	mV
	Power-on/power-down	Falling edge	1.60	1.68	1.76	V
V <sub>POR/PDR</sub>	reset threshold	Rising edge	1.64	1.72	1.80	V
V <sub>PDRhyst</sub> <sup>(1)</sup>	PDR hysteresis	-	-	40	-	mV
V	Brownout level 1	Falling edge	2.13	2.19	2.24	V
V <sub>BOR1</sub>	threshold	Rising edge	2.23	2.29	2.33	V
V	Brownout level 2	Falling edge	2.44	2.50	2.56	V
V <sub>BOR2</sub>	threshold	Rising edge	2.53	2.59	2.63	٧
V	Brownout level 3	Falling edge	2.75	2.83	2.88	V
V <sub>BOR3</sub>	threshold	Rising edge	2.85	2.92	2.97	V
V <sub>BORhyst</sub> <sup>(1)</sup>	BOR hysteresis	-	-	100	-	mV
T <sub>RSTTEMPO</sub>	POR reset temporization	-	0.5	1.5	3.0	ms
I <sub>RUSH</sub> <sup>(1)</sup>	InRush current on voltage regulator power- on (POR or wakeup from Standby)	-	-	160	250	mA
E <sub>RUSH</sub> <sup>(1)</sup>	InRush energy on voltage regulator power- on (POR or wakeup from Standby)	V <sub>DD</sub> = 1.7 V, T <sub>A</sub> = 105 °C, I <sub>RUSH</sub> = 171 mA for 31 μs	-	-	5.4	μC



- 1. Guaranteed by design.
- 2. The reset temporization is measured from the power-on (POR reset or wakeup from V<sub>BAT</sub>) to the instant when first instruction is read by the user application code.

### 6.3.6 Over-drive switching characteristics

When the over-drive mode switches from enabled to disabled or disabled to enabled, the system clock is stalled during the internal voltage set-up.

The over-drive switching characteristics are given in *Table 23*. They are subject to general operating conditions for  $T_A$ .

**Symbol Parameter Conditions** Min Тур Max Unit HSI 45 HSE max for 4 MHz Over drive switch 45 100 and min for 26 MHz Tod swen enable time External HSE 40 50 MHz μs HSI 20 HSE max for 4 MHz Over drive switch 20 80 Tod\_swdis and min for 26 MHz. disable time External HSE 15 50 MHz

Table 23. Over-drive switching characteristics<sup>(1)</sup>

#### 6.3.7 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 26: Current consumption measurement scheme*.

All the run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

<sup>1.</sup> Guaranteed by design.

#### Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V<sub>DD</sub> or V<sub>SS</sub> (no load).
- · All peripherals are disabled except if it is explicitly mentioned.
- The Flash memory access time is adjusted both to f<sub>HCLK</sub> frequency and V<sub>DD</sub> range (see *Table 18: Limitations depending on the operating power supply range*).
- When the regulator is ON, the voltage scaling and over-drive mode are adjusted to f<sub>HCLK</sub> frequency as follows:
  - Scale 3 for f<sub>HCLK</sub> ≤ 144 MHz
  - Scale 2 for 144 MHz < f<sub>HCLK</sub> ≤ 168 MHz
  - Scale 1 for 168 MHz <  $f_{HCLK}$  ≤ 216 MHz. The over-drive is only ON at 216 MHz.
- When the regulator is OFF, the V12 is provided externally as described in *Table 17:* General operating conditions:
- The system clock is HCLK,  $f_{PCLK1} = f_{HCLK}/4$ , and  $f_{PCLK2} = f_{HCLK}/2$ .
- External clock frequency is 25 MHz and PLL is ON when f<sub>HCLK</sub> is higher than 25 MHz.
- The typical current consumption values are obtained for 1.7 V  $\leq$  V<sub>DD</sub>  $\leq$  3.6 V voltage range and for T<sub>A</sub>= 25 °C unless otherwise specified.
- The maximum values are obtained for 1.7 V ≤ V<sub>DD</sub> ≤ 3.6 V voltage range and a maximum ambient temperature (T<sub>A</sub>) unless otherwise specified.
- For the voltage range 1.7 V  $\leq$  V<sub>DD</sub>  $\leq$  3.6 V, the maximum frequency is 180 MHz.

Table 24. Typical and maximum current consumption in Run mode, code with data processing running from ITCM RAM, regulator ON

Symbol	Parameter	Conditions	f <sub>HCLK</sub> (MHz)	Tun			Unit				
Symbol	Parameter	Conditions	HCLK (MITZ)	Тур	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Offic			
						216	193	221 <sup>(4)</sup>	258 <sup>(4)</sup>	-	
			200	179	207	244	279				
			180	159	176 <sup>(4)</sup>	210 <sup>(4)</sup>	238 <sup>(4)</sup>				
		All peripherals enabled <sup>(2)(3)</sup>	168	142	156	187	211				
	Supply	Chabled	144	122	135	167	190				
			60	49	55	81	103				
			25	23	28	54	76	m A			
I <sub>DD</sub>	current in RUN mode		216	95	107 <sup>(4)</sup>	153 <sup>(4)</sup>	-	mA			
			200	88	100	146	180				
			180	78	88 <sup>(4)</sup>	122 <sup>(4)</sup>	147 <sup>(4)</sup>				
		All peripherals disabled <sup>(3)</sup>	168	70	78	109	133				
		uisabieu	144	60	68	99	123				
			60	24	29	55	76				
			25	12	16	42	63				

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.



DS11532 Rev 8 115/256

- 2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
- When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.
- 4. Guaranteed by test in production.

Table 25. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Single bank mode, ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator ON

Symbol	Parameter	Conditions	f (MU=)	Tun			Unit	
Symbol	Parameter		f <sub>HCLK</sub> (MHz)	Тур	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Offic
			216	190	219	255	-	
			200	177	205	241	268	
			180	157	173	208	228	
	Supply	All peripherals enabled <sup>(2)(3)</sup>	168	139	153	185	204	
		Chabled	144	107	117	144	161	mA
			60	48	54	81	98	
			25	23	28	54	71	
I <sub>DD</sub>	current in RUN mode		216	92	104	150	-	
			200	86	97	143	170	
			180	76	85	119	140	
		All peripherals disabled <sup>(3)</sup>	168	67	75	107	126	
		uisabieu ,	144	52	58	84	101	
			60	23	28	54	71	
			25	11	15	42	56	

<sup>1.</sup> Guaranteed by characterization results.

<sup>2.</sup> When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

<sup>3.</sup> When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

Table 26. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Dual bank mode, ART ON except prefetch / L1-cache ON), regulator ON

Symbol	Parameter	Conditions	f (MU-)	Tun		Max <sup>(1)</sup>		Unit	
Symbol	Parameter		f <sub>HCLK</sub> (MHz)	Тур	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Oilit	
	Supply current in RUN mode			216	190	219	255	-	
			200	177	204	242	268		
			180	157	173	208	228		
		All peripherals enabled <sup>(2)(3)</sup>	168	139	153	185	204		
			Criabica	144	107	117	144	161	
			60	48	54	81	98		
			25	23	28	54	71	mA	
I <sub>DD</sub>		All peripherals disabled <sup>(3)</sup>	216	92	104	150	-		
			200	86	97	143	170		
			180	76	85	119	140		
			168	67	75	107	126		
			144	52	58	84	101		
			60	23	28	54	71		
			25	11	15	42	59		

<sup>1.</sup> Guaranteed by characterization results.

<sup>2.</sup> When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

<sup>3.</sup> When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

Table 27. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Single bank mode) or SRAM on AXI (L1-cache disabled), regulator ON

Complete	Parameter	Conditions	£ (MII-)	Time		Max <sup>(1)</sup>		Unit	
Symbol	Parameter	Conditions	f <sub>HCLK</sub> (MHz)	Тур	TA= 25 °C	TA=85 °C	TA=105 °C	Unit	
			216	190	209	255	-		
			200	177	194	241	268		
			180	160	175	211	232		
	Supply	All peripherals enabled <sup>(2)(3)</sup>	168	144	156	189	209		
		onasioa	144	115	125	152	170		
				60	56	62	89	107	
			25	27	32	59	79	mA	
I <sub>DD</sub>	RUN mode	All peripherals disabled <sup>(3)</sup>	216	92	103	150	-		
			200	86	96	243	171		
			180	79	87	123	144		
			168	71	79	111	131		
			144	60	65	92	110	1	
			60	32	36	63	80		
			25	16	20	46	64		

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

<sup>2.</sup> When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

<sup>3.</sup> When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

Table 28. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Dual bank mode), regulator ON

Cumahad	Davamatar	Conditions	£ (MII-)	Time		Max <sup>(1)</sup>		Unit
Symbol	Parameter	Conditions	f <sub>HCLK</sub> (MHz)	Тур	TA= 25 °C	TA=85 °C	TA=105 °C	
			216	176	194	240	-	
			200	164	181	227	255	
			180	149	163	198	220	
		All peripherals enabled <sup>(2)(3)</sup>	168	133	145	178	198	
	Supply	Gliablea	144	106	116	143	161	
			60	54	60	87	105	
			25	27	31	58	76	mA
I <sub>DD</sub>	RUN mode	All peripherals disabled <sup>(3)</sup>	216	77	88	135	-	
			200	72	82	129	157	
			180	67	75	110	131	
			168	60	67	99	120	
			144	50	56	83	101	
			60	29	34	60	78	
			25	15	19	45	63	

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

<sup>2.</sup> When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

<sup>3.</sup> When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

Table 29. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Single bank mode) on ITCM interface (ART disabled), regulator ON

Cymhal	Doromotor	Canditions	£ (MU-)	Tun		Max <sup>(1)</sup>		Unit	
Symbol	Parameter	Conditions	f <sub>HCLK</sub> (MHz)	Тур	TA= 25 °C	TA=85 °C	TA=105 °C	Unit	
			216	215	242	281	-		
			200	200	218	265	293		
			180	185	200	237	258		
		All peripherals enabled <sup>(2)(3)</sup>	168	166	179	213	233		
		enabled	chabled	144	134	144	172	190	
				60	61	68	95	112	
	Supply current in		25	29	34	61	78	mA	
l <sub>DD</sub>	RUN mode		216	118	129	177	-	IIIA	
			200	110	120	168	196		
			180	104	113	149	170		
		All peripherals disabled <sup>(3)</sup>	168	94	102	135	155		
		uisabieu	144	79	85	113	130		
				60	37	42	69	86	
			25	18	22	48	66		

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

<sup>2.</sup> When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

<sup>3.</sup> When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

Table 30. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Dual bank mode) on ITCM interface (ART disabled), regulator ON

Cumahad	Domenton	Canditions	£ (MII-)	Time		Max <sup>(1)</sup>		Unit			
Symbol	Parameter	Conditions	f <sub>HCLK</sub> (MHz)	Тур	TA= 25 °C	TA=85 °C	TA=105 °C	Unit			
			216	191	218	255	-				
		All peripherals enabled <sup>(2)(3)</sup>	200	178	195	241	269				
			180	164	179	214	236				
			168	147	160	192	212				
			chasica	144	121	130	157	175			
				60	60	66	93	111			
	Supply current in		25	28	33	59	77	mA			
l <sub>DD</sub>	RUN mode		216	93	104	150	-	IIIA			
			200	87	97	144	171				
			180	83	92	126	148				
		All peripherals disabled <sup>(3)</sup>	168	75	82	114	134				
			144	65	71	97	115	1			
			<b> </b>	,			60	35	40	66	84
			25	16	20	47	64				

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

<sup>2.</sup> When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

<sup>3.</sup> When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

Table 31. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Single bank mode, ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator OFF

				T.	-			Max	( <sup>(1)</sup>						
Symbol	Parameter	Conditions	f <sub>HCLK</sub> (MHz)	Ту	þ	TA= 25 °C		TA= 85 °C		TA= 105 °C		Unit			
				IDD12	IDD	IDD12	IDD	IDD12	IDD	IDD12	IDD				
			180	152	1	167	2	200	2	220	2				
	All	168	136	1	148	2	179	2	198	2					
		Peripherals Enabled <sup>(2)(3)</sup>	Peripherals	144	105	1	115	2	141	2	158	2			
	Supply			60	47	1	53	2	79	2	96	2			
IDD12/	current in RUN mode		25	22	1	27	2	53	2	70	2	mA			
IDD	from V12 and VDD		180	74	1	83	2	116	2	136	2	IIIA			
	supply	All	168	65	1	73	2	104	2	123	2				
	F	Peripherals Disabled <sup>(3)</sup>	144	50	1	57	2	83	2	100	2				
			60	22	1	27	2	53	2	70	2				
				-			25	10	1	14	2	41	2	58	2

<sup>1.</sup> Guaranteed by characterization results.

Table 32. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Dual bank mode, ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator OFF

				T.	-			Max	( <sup>(1)</sup>							
Symbol	Parameter	Conditions	f <sub>HCLK</sub> (MHz)	Ту	þ	TA= 25 °C		TA= 85 °C		TA= 105 °C		Unit				
				IDD12	IDD	IDD12	IDD	IDD12	IDD	IDD12	IDD					
			180	152	1	167	2	200	2	220	2					
	All	168	136	1	148	2	179	2	198	2						
		Peripherals Enabled <sup>(2)(3)</sup>	Peripherals	144	105	1	115	2	141	2	158	2				
	Supply current in			60	47	1	53	2	79	2	96	2				
IDD12/	RUN mode		25	22	1	27	2	53	2	70	2	mA				
IDD	from V12 and VDD		180	74	1	82	2	114	2	137	2					
	supply	All	168	65	1	73	2	104	2	123	2					
		Peripherals Disabled <sup>(3)</sup>	Peripherals	Peripherals	144	50	1	57	2	83	2	100	2			
			60	22	1	27	2	53	2	70	2					
								25	10	1	14	2	41	2	58	2



<sup>2.</sup> When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

<sup>3.</sup> When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

- 1. Guaranteed by characterization results.
- 2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
- 3. When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

Table 33. Typical and maximum current consumption in Sleep mode, regulator ON

Cumhal	Davamatav	Conditions	£ (8411-)	Torre		Max <sup>(1)</sup>		Unit		
Symbol	Parameter	Conditions	f <sub>HCLK</sub> (MHz)	Тур	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Jiiit		
			216	128	144 <sup>(3)</sup>	190 <sup>(3)</sup>	-			
			200	119	134	180	214			
		All	180	105	118 <sup>(3)</sup>	153 <sup>(3)</sup>	178 <sup>(3)</sup>			
		peripherals enabled <sup>(2)</sup>	peripherals	peripherals	168	93	105	136	156	
				144	72	80	107	124		
					60	33	39	65	82	
	Supply current in		25	17	21	47	65	mA		
I <sub>DD</sub>	Sleep mode		216	18	25 <sup>(3)</sup>	71 <sup>(3)</sup>	-			
			200	17	24	70	112			
		All	180	14	20 <sup>(3)</sup>	54 <sup>(3)</sup>	75 <sup>(3)</sup>			
		peripherals	peripherals		168	13	18	49	69	
		disabled	144	10	14	40	58			
		Ī	60	6	10	36	53			
			25	4	8	34	51			

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

4

When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

<sup>3.</sup> Guaranteed by test in production.

Table 34. Typical and maximum current consumption in Sleep mode, regulator OFF

				T. e				Ма	x <sup>(1)</sup>				
Symbol	Parameter	Conditions	f <sub>HCLK</sub> (MHz)	Тур		TA= 25 °C		TA= 85 °C		TA= 105 °C		Unit	
				IDD12	IDD	IDD12	IDD	IDD12	IDD	IDD12	IDD		
		180	102	1	114	2	148	2	168	2			
	All	168	91	1	101	2	132	2	152	2			
		Peripherals	144	71	1	78	2	105	2	122	2		
	Supply	Enabled <sup>(2)</sup>	Enabled(2)	60	32	1	37	2	64	2	81	2	
IDD12/	current in RUN mode		25	16	1	20	2	46	2	64	2	mA	
IDD	from V12		180	13	1	18	2	53	2	73	2	IIIA	
	and V <sub>DD</sub> supply	All	168	12	1	16	2	47	2	67	2		
		Peripherals	144	9	1	13	2	39	2	56	2		
		Disabled	60	5	1	9	2	35	2	52	2		
		25	3	1	7	2	33	2	50	2			

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

Table 35. Typical and maximum current consumptions in Stop mode

			Тур		Max <sup>(1)</sup>		
Symbol	Parameter	Conditions	136	٧	<sub>DD</sub> = 3.6	V	Unit
			T <sub>A</sub> = 25 °C	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	
	Supply current in Stop mode, all oscillators OFF, no IWDG		0.55	3	18	27	
I <sub>DD_STOP_NM</sub>	Run mode	·		3	18	27	
(normal mode)	Supply current in Stop	Flash memory in Stop mode, all oscillators OFF, no IWDG	0.42	2.5	15	24	
		Flash memory in Deep power down mode, all oscillators OFF, no IWDG	0.37	2.5	15	24	mA
I <sub>DD_STOP_UDM</sub>	Supply current in Stop mode, main regulator in	Regulator in Run mode, Flash memory in Deep power down mode, all oscillators OFF, no IWDG	0.18	1.2	6	10	
(under-drive mode)	Low voltage and under- drive modes	Regulator in Low-power mode, Flash memory in Deep power down mode, all oscillators OFF, no IWDG	0.13	1.1	6	10	

<sup>1.</sup> Data based on characterization, tested in production.

<sup>2.</sup> When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

Table 36. Typical and maximum current consumptions in Standby mode

				Typ <sup>(1)</sup>			Max <sup>(2)</sup>		
Symbol	Parameter	Conditions	T <sub>A</sub> = 25 °C			T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
			V <sub>DD</sub> = 1.7 V	V <sub>DD</sub> = 2.4 V	V <sub>DD</sub> = 3.3 V	V <sub>DD</sub> = 3.3 V			
		Backup SRAM OFF, RTC and LSE OFF	1.1	1.9	2.4	5 <sup>(3)</sup>	18 <sup>(3)</sup>	38 <sup>(3)</sup>	
		Backup SRAM ON, RTC and LSE OFF	1.9	2.7	3.2	6 <sup>(3)</sup>	23 <sup>(3)</sup>	48 <sup>(3)</sup>	
	Supply current on Standby	Backup SRAM OFF, RTC ON and LSE in low drive mode	1.7	2.7	3.5	7	26	55	
		Backup SRAM OFF, RTC ON and LSE in medium low drive mode	1.7	2.7	3.5	7	26	56	
lee erev		Backup SRAM OFF, RTC ON and LSE in medium high drive mode	1.8	2.8	3.6	8	28	57	μA
מחים"SIBY	mode	Backup SRAM OFF, RTC ON and LSE in high drive mode	1.9	2.9	3.7	8	28	59	μΛ
		Backup SRAM ON, RTC ON and LSE in low drive mode	2.4	3.4	4.3	8	31	65	
		Backup SRAM ON, RTC ON and LSE in Medium low drive mode	2.4	3.5	4.3	8	31	65	
		Backup SRAM ON, RTC ON and LSE in Medium high drive mode	2.6	3.7	4.5	8	33	68	
		Backup SRAM ON, RTC ON and LSE in High drive mode	2.6	3.7	4.5	9	33	68	

The typical current consumption values are given with PDR OFF (internal reset OFF). When the PDR is OFF (internal reset OFF), the typical current consumption is reduced by additional 1.2 μA.

<sup>2.</sup> Guaranteed by characterization results, unless otherwise specified.

<sup>3.</sup> Guaranteed by test in production.

				Тур		Ма		
Symbol	Parameter	Conditions <sup>(1)</sup>	7	Γ <sub>A</sub> =25 °(	3	T <sub>A</sub> =85 °C	T <sub>A</sub> =105 °C	Unit
			V <sub>BAT</sub> = 1.7 V	V <sub>BAT</sub> = 2.4 V	V <sub>BAT</sub> = 3.3 V	V <sub>BAT</sub> = 3.6 V		
		Backup SRAM OFF, RTC and LSE OFF	0.03	0.04	0.04	0.2	0.4	
		Backup SRAM ON, RTC and LSE OFF	0.77	0.78	0.83	3.2	7.4	
		Backup SRAM OFF, RTC ON and LSE in low drive mode	0.62	0.8	1.13	4.4	10.2	
		Backup SRAM OFF, RTC ON and LSE in medium low drive mode	0.65	0.83	1.17	4.6	10.6	
I <sub>DD_VBAT</sub>	Supply current in V <sub>BAT</sub> mode	Backup SRAM OFF, RTC ON and LSE in medium high drive mode	0.75	0.94	1.28	5.0	11.4	μΑ
		Backup SRAM OFF, RTC ON and LSE in high drive mode	0.9	1.08	1.43	5.5	12.8	
		Backup SRAM ON, RTC ON and LSE in low drive mode	1.35	1.54	1.91	7.3	17.2	
		Backup SRAM ON, RTC ON and LSE in Medium low drive mode	1.38	1.57	1.93	7.9	18.4	
		Backup SRAM ON, RTC ON and LSE in Medium high drive mode	1.53	1.73	2.11	8.0	18.7	
		Backup SRAM ON, RTC ON and LSE in High drive mode	1.67	1.87	2.26	9.0	21.0	

Table 37. Typical and maximum current consumptions in  $V_{\text{BAT}}$  mode

#### I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull resistors generate current consumption when the pin is externally held to the opposite level. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 66: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

An additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring



<sup>1.</sup> Crystal used: Abracon ABS07-120-32.768 kHz-T with a  $C_L$  of 6 pF for typical values.

<sup>2.</sup> Guaranteed by characterization results.

these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid a current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption (see *Table 39: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

where

 $I_{\mbox{\scriptsize SW}}$  is the current sunk by a switching I/O to charge/discharge the capacitive load

 $V_{\mbox{\scriptsize DD}}$  is the MCU supply voltage

f<sub>SW</sub> is the I/O switching frequency

C is the total capacitance seen by the I/O pin:  $C = C_{INT} + C_{EXT}$ 

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



Table 38. Switching output I/O current consumption<sup>(1)</sup>

Symbol	Parameter	Conditions	I/O toggling frequency (fsw) MHz	Typ V <sub>DD</sub> = 3.3 V	Typ V <sub>DD</sub> = 1.8 V	Unit
			2	0.1	0.1	
			8	0.4	0.2	
			25	1.1	0.7	
		C <sub>EXT</sub> = 0 pF	50	2.4	1.3	
		$C = C_{INT} + C_{S} + C_{EXT}$	60	3.1	1.6	
			84	4.3	2.4	
			90	4.9	2.6	
	I/O switching		100	5.4	2.8	mΛ
I <sub>DDIO</sub>	Current		2	0.2	0.1	mA
			8	0.6	0.3	
		$C_{EXT}$ = 10 pF $C = C_{INT} + C_S + C_{EXT}$	25	1.8	1.1	
			50	3.1	2.3	
			60	4.6	3.4	
			84	9.7	3.6	
			90	10.12	5.2	
			100	14.92	5.4	
			2	0.3	0.1	
			8	1.0	0.5	
			25	3.5	1.6	
		$C_{EXT} = 22 \text{ pF}$ $C = C_{INT} + C_S + C_{EXT}$	50	5.9	4.2	
		O OINT OS OEXT	60	10.0	4.4	
	I/O switching		84	19.12	5.8	m^
I <sub>DDIO</sub>	Current		90	19.6	-	mA
			2	0.3	0.2	
			8	1.3	0.7	
		$C_{EXT} = 33 \text{ pF}$ $C = C_{INT} + C_S + C_{EXT}$	25	3.5	2.3	
		O OINT OS OEXT	50	10.26	5.19	
			60	16.53	-	

<sup>1.</sup> CINT + C<sub>S</sub>, PCB board capacitance including the pad pin is estimated to15 pF.

#### On-chip peripheral current consumption

The MCU is placed under the following conditions:

- At startup, all I/O pins are in analog input configuration.
- All peripherals are disabled unless otherwise mentioned.
- I/O compensation cell enabled.
- The ART/L1-cache is ON.
- Scale 1 mode selected, internal digital voltage V12 = 1.32 V.
- HCLK is the system clock.  $f_{PCLK1} = f_{HCLK}/4$ , and  $f_{PCLK2} = f_{HCLK}/2$ .

The given value is calculated by measuring the difference of current consumption

- with all peripherals clocked off
- with only one peripheral clocked on
- $f_{HCLK}$  = 216 MHz (Scale 1 + over-drive ON),  $f_{HCLK}$  = 168 MHz (Scale 2),  $f_{HCLK}$  = 144 MHz (Scale 3)
- Ambient operating temperature is 25 °C and V<sub>DD</sub>=3.3 V.



Table 39. Peripheral current consumption

<b>.</b>	a winda wal	-	I <sub>DD</sub> (Typ) <sup>(1)</sup>	-	l luit
Р	eripheral	Scale 1	Scale 2	Scale 3	Unit
	GPIOA	2.9	2.8	2.2	
_	GPIOB GPIOC	3.0 2.9	2.9	2.2	
_	GPIOD	3.1	3.0	2.3	
-	GPIOE	3.1	3.0	2.3	
<u>.</u>	GPIOF	2.9	2.8	2.2	
	GPIOG	2.9	2.8	2.2	
<b>†</b>	GPIOH	3.1	3.1	2.4	
Ť	GPIOI	3.0	2.9	2.2	
AHB1	GPIOJ	2.9	2.9	2.2	
(up to	GPIOK	2.8	2.8	2.4	µA/MHz
216 MHz)	CRC	1.0	0.9	0.8	
	BKPSRAM	0.9	0.9	0.7	
	DMA1	3.17 x N + 11.63	3.08 x N + 11.39	2.6 x N + 9.64	
	DMA2	3.33 x N + 12.84	3.27 x N + 11.84	2.75 x N + 10.10	
	DMA2D	77.7	76.3	63.5	
	ETH_MAC ETH_MAC_TX ETH_MAC_RX ETH_MAC_PTP	40.1	39.5	32.8	
	OTG_HS	58.5	57.4	48.1	
	OTG_HS+ULPI	58.5	57.4	48.1	
	DCMI	2.9	2.8	2.1	
AHB2	JPEG	74.8	73.4	61.9	
(up to	RNG	6.7	6.7	5.4	μΑ/MHz
216 MHz)	USB_OTG_FS	32.4	31.9	26.7	μ/ 0101112
AHB3	FMC	18.6	18.2	15.1	μΑ/MHz
(up to 216 MHz)	QSPI	22.3	21.8	18.1	M. 61611 12
Ві	us matrix <sup>(2)</sup>	3.94	3.25	2.12	μΑ/MHz

Table 39. Peripheral current consumption (continued)

	No windo o wol		I <sub>DD</sub> (Typ) <sup>(1)</sup>		l loi4
	Peripheral	Scale 1	Scale 2	Scale 3	Unit
	TIM2	19.1	18.7	14.7	
	TIM3	14.6	14.0	10.6	1
	TIM4	15.4	14.7	11.4	1
	TIM5	18.1	17.6	13.6	1
	TIM6	3.1	2.7	1.4	1
	TIM7	3.0	2.7	1.1	1
	TIM12	8.1	7.8	5.6	1
	TIM13	5.4	5.1	3.1	1
ĺ	TIM14	5.6	5.3	3.3	1
ĺ	LPTIM1	9.8	9.6	6.9	1
ĺ	WWDG	1.9	1.6	1,4	1
ĺ	SPI2/I2S2 <sup>(3)</sup>	3.0	2.9	1.4	1
	SPI3/I2S3 <sup>(3)</sup>	3.0	3.3	1.4	1
ĺ	SPDIFRX	2.4	2.0	1.7	1
APB1	USART2	12.6	12.7	9.2	\ /\ /\ /
(up to 54 MHz)	USART3	12.4	12.4	9.4	μA/MHz
	UART4	10.7	10.9	8.1	1
	UART5	10.7	10.7	8.1	1
	I2C1	8.9	8.9	6.4	1
	12C2	8.3	8.2	6.1	1
	I2C3	8.1	8.2	6.1	1
	I2C4	8.0	8.2	5.8	
	CAN1	6.3	6.4	4.4	1
	CAN2	5.7	5.8	3.9	1
	CAN3	7.4	7.1	5.6	1
	HDMI-CEC	2.2	1.8	1.4	
	PWR	1.3	0.9	0.8	
	DAC <sup>(4)</sup>	4.8	4.2	3.6	
	UART7	10.4	10.4	7.8	
	UART8	11.1	11.3	8.3	



Table 39. Peripheral current consumption (continued)

		<u> </u>	I <sub>DD</sub> (Typ) <sup>(1)</sup>		11
Ρ	Peripheral	Scale 1	Scale 2	Scale 3	Unit
	TIM1	24.1	23.8	19.6	
	TIM8	24.5	24.2	20.0	
	USART1	17.7	17.4	14.3	
	USART6	11.9	11.8	9.4	
	ADC1 <sup>(5)</sup>	4.5	4.7	3.5	
	ADC2 <sup>(5)</sup>	4.5	4.7	3.3	
	ADC3 <sup>(5)</sup>	4.5	4.6	3.3	
	SDMMC1	8.4	8.3	6.9	
	SDMMC2	8.2	8.2	6.4	
	SPI1/I2S1 <sup>(3)</sup>	3.9	3.6	3.1	
APB2	SPI4	3.9	3.6	3.1	
(up to	SYSCFG	2.5	2.2	1.9	μΑ/MHz
108 MHz)	TIM9	8.0	8.0	6.2	
	TIM10	5.0	5.1	3.7	
	TIM11	6.9	6.9	5.3	
	SPI5	2.7	2.8	1.8	
	SPI6	3.1	3.2	2.2	
	SAI1	3.2	3.3	2.2	
	DFSDM1	10.9	10.7	9.0	
	SAI2	3.9	3.9	2.8	
	MDIO	7.1	7.0	5.8	
	LTDC	51.2	50.3	41.8	
	DSI	8.5	8.4	8.1	

<sup>1.</sup> When the I/O compensation cell  $\,$  is ON,  $\rm I_{DD}$  typical value increases by 0.22 mA.

<sup>2.</sup> The BusMatrix is automatically active when at least one master is ON.

<sup>3.</sup> To enable an I2S peripheral, first set the I2SMOD bit and then the I2SE bit in the SPI\_I2SCFGR register.

<sup>4.</sup> When the DAC is ON and EN1/2 bits are set in DAC\_CR register, add an additional power consumption of 0.75 mA per DAC channel for the analog part.

<sup>5.</sup> When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

## 6.3.8 Wakeup time from low-power modes

The wakeup times given in *Table 40* are measured starting from the wakeup event trigger up to the first instruction executed by the CPU:

- For Stop or Sleep modes: the wakeup event is WFE.
- WKUP (PA0) pin is used to wakeup from Standby, Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and  $V_{DD}$ =3.3 V.

Table 40. Low-power mode wakeup timings

Symbol	Parameter	Conditions	Typ <sup>(1)</sup>	Max <sup>(1)</sup>	Unit
t <sub>WUSLEEP</sub> (2)	Wakeup from Sleep	-	13	13	CPU clock cycles
		Main regulator is ON	14	14.9	
, (2)	Wakeup from Stop mode	Main regulator is ON and Flash memory in Deep power down mode	104.1	107.6	
t <sub>WUSTOP</sub> <sup>(2)</sup>	with MR/LP regulator in normal mode	Low power regulator is ON	21.4	24.2	
		Low power regulator is ON and Flash memory in Deep power down mode	111.5	116.5	μs
	Wakeup from Stop mode	Main regulator in under-drive mode (Flash memory in Deep power-down mode)	107.4	113.2	
t <sub>WUSTOP</sub> <sup>(2)</sup>	with MR/LP regulator in Under-drive mode	Low power regulator in under-drive mode (Flash memory in Deep power-down mode )	112.7	120	
tWUSTDBY	Wakeup from Standby	Exit Standby mode on rising edge	308	313	
(2)	mode	Exit Standby mode on falling edge	307	313	

<sup>1.</sup> Guaranteed by characterization results.



<sup>2.</sup> The wakeup times are measured from the wakeup event to the point in which the application code reads the first

#### 6.3.9 External clock source characteristics

#### High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the *Table 66: I/O static characteristics*. However, the recommended clock input waveform is shown in *Figure 28*.

The characteristics given in *Table 41* result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 17*.

Symbol **Parameter** Conditions Min Typ Max Unit External user clock source 50 MHz f<sub>HSE ext</sub> frequency<sup>(1)</sup> OSC IN input pin high level voltage  $0.7V_{DD}$  $V_{DD} \\$  $V_{HSEH}$ ٧ OSC IN input pin low level voltage  $0.3V_{DD}$  $V_{HSEL}$  $V_{SS}$ tw(HSE) OSC IN high or low time(1) 5 t<sub>w(HSE)</sub> ns t<sub>r(HSE)</sub> OSC IN rise or fall time(1) 10 t<sub>f(HSE)</sub> OSC\_IN input capacitance<sup>(1)</sup>  $C_{in(HSE)}$ 5 pF DuCy<sub>(HSE)</sub> Duty cycle 45 55 % OSC IN Input leakage current  $V_{SS} \leq V_{IN} \leq V_{DD}$ Ιį μΑ

Table 41. High-speed external user clock characteristics

#### Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the *Table 66: I/O static characteristics*. However, the recommended clock input waveform is shown in *Figure 29*.

The characteristics given in *Table 42* result from tests performed using an low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 17*.


Guaranteed by design.

Table 42. Low-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSE_ext</sub>	User External clock source frequency <sup>(1)</sup>		-	32.768	1000	kHz
V <sub>LSEH</sub>	OSC32_IN input pin high level voltage		0.7V <sub>DD</sub>	-	V <sub>DD</sub>	V
V <sub>LSEL</sub>	OSC32_IN input pin low level voltage	-	V <sub>SS</sub>	-	0.3V <sub>DD</sub>	
$t_{w(LSE)} \ t_{f(LSE)}$	OSC32_IN high or low time <sup>(1)</sup>		450	-	-	ns
$t_{r(LSE)} \ t_{f(LSE)}$	OSC32_IN rise or fall time <sup>(1)</sup>		-	-	50	113
C <sub>in(LSE)</sub>	OSC32_IN input capacitance <sup>(1)</sup>	-	-	5	-	pF
DuCy <sub>(LSE)</sub>	Duty cycle	-	30	-	70	%
ΙL	OSC32_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μΑ

<sup>1.</sup> Guaranteed by design.

Figure 28. High-speed external clock source AC timing diagram






Figure 29. Low-speed external clock source AC timing diagram

#### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 26 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 43*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>OSC_IN</sub>	Oscillator frequency	-	4	-	26	MHz
R <sub>F</sub>	Feedback resistor	-	-	200	-	kΩ
l	HSE current consumption	$V_{DD}$ =3.3 V, ESR= 30 $\Omega$ , $C_L$ =5 pF@25 MHz	-	450	-	μA
I <sub>DD</sub>	TISE current consumption	$V_{DD}$ =3.3 V, ESR= 30 $\Omega$ , $C_L$ =10 pF@25 MHz	-	530	-	μΑ
ACC <sub>HSE</sub> <sup>(2)</sup>	HSE accuracy	-	- 500	ı	500	ppm
G <sub>m</sub> _crit_max	Maximum critical crystal g <sub>m</sub>	Startup	-	ı	1	mA/V
t <sub>SU(HSE</sub> (3)	Startup time	V <sub>DD</sub> is stabilized	-	2	-	ms

Table 43. HSE 4-26 MHz oscillator characteristics<sup>(1)</sup>



<sup>1.</sup> Guaranteed by design.

<sup>2.</sup> This parameter depends on the crystal used in the application. The minimum and maximum values must be respected to comply with USB standard specifications.

<sup>3.</sup> t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is guaranteed by characterization results. It is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for STM8AF/AL/S, STM32 MCUs and MPUs" available from the ST website www.st.com.




Figure 30. Typical application with an 8 MHz crystal

1. R<sub>EXT</sub> value depends on the crystal characteristics.

#### Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 44*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter Parameter	Conditions	Min	Тур	Max	Unit
		LSEDRV[1:0]=00 Low drive capability	-	250	-	
	LCC ourrent concumntion	LSEDRV[1:0]=10 Medium low drive capability	-	300	-	nA
I <sub>DD</sub>	LSE current consumption	LSEDRV[1:0]=01 Medium high drive capability	-	370	-	IIA
		LSEDRV[1:0]=11 High drive capability	-	480	-	
		LSEDRV[1:0]=00 Low drive capability	-	-	0.48	
C arit may	Maximum critical crystal g <sub>m</sub>	LSEDRV[1:0]=10 Medium low drive capability	-	-	0.75	
G <sub>m_</sub> crit_max		LSEDRV[1:0]=01 Medium high drive capability	-	-	1.7	μA/V
		LSEDRV[1:0]=11 High drive capability	-	-	2.7	
t <sub>SU</sub> <sup>(2)</sup>	start-up time	V <sub>DD</sub> is stabilized	-	2	-	S

Table 44. LSE oscillator characteristics (f<sub>LSE</sub> = 32.768 kHz) <sup>(1)</sup>

<sup>1.</sup> Guaranteed by design.



 Guaranteed by characterization results. t<sub>SU</sub> is the start-up time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for STM8AF/AL/S, STM32 MCUs and MPUs" available from the ST website www.st.com.




Figure 31. Typical application with a 32.768 kHz crystal

#### 6.3.10 Internal clock source characteristics

The parameters given in *Table 45* and *Table 46* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 17*.

#### High-speed internal (HSI) RC oscillator

Table 45. HSI oscillator characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI</sub>	Frequency	-	-	16	-	MHz
	HSI user trimming step <sup>(2)</sup>	-	-	-	1	%
ACC	Accuracy of the HSI oscillator	$T_A = -40 \text{ to } 105 ^{\circ}\text{C}^{(3)}$	- 8	-	4.5	%
ACC <sub>HSI</sub>		$T_A = -10 \text{ to } 85  ^{\circ}\text{C}^{(3)}$	- 4	-	4	%
		$T_A = 25  ^{\circ}C^{(4)}$	- 1	-	1	%
t <sub>su(HSI)</sub> <sup>(2)</sup>	HSI oscillator startup time	-	-	2.2	4	μs
I <sub>DD(HSI)</sub> <sup>(2)</sup>	HSI oscillator power consumption	-	-	60	80	μΑ

- 1.  $V_{DD}$  = 3.3 V, PLL OFF,  $T_A$  = -40 to 125 °C unless otherwise specified.
- 2. Guaranteed by design.
- 3. Guaranteed by characterization results.
- 4. Factory calibrated, parts not soldered.

Figure 32. ACCHSI versus temperature

6
4
2
4
4
5
55
85
105
125
TA (°C)

MSv41055V1

1. Guaranteed by characterization results.


## Low-speed internal (LSI) RC oscillator

Table 46. LSI oscillator characteristics (1)

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>LSI</sub> <sup>(2)</sup>	Frequency	17	32	47	kHz
t <sub>su(LSI)</sub> (3)	LSI oscillator startup time	-	15	40	μs
I <sub>DD(LSI)</sub> <sup>(3)</sup>	LSI oscillator power consumption	-	0.4	0.6	μA

- 1.  $V_{DD}$  = 3 V,  $T_A$  = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by characterization results.
- 3. Guaranteed by design.

Figure 33. LSI deviation versus temperature



#### 6.3.11 PLL characteristics

The parameters given in *Table 47* and *Table 48* are derived from tests performed under temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 17*.

**Table 47. Main PLL characteristics** 

Symbol	Parameter	Condition	s	Min	Тур	Max	Unit
f <sub>PLL_IN</sub>	PLL input clock <sup>(1)</sup>	-		0.95 <sup>(2)</sup>	1	2.10	
f <sub>PLL_OUT</sub>	PLL multiplier output clock	-		24	-	216	
f <sub>PLL48_OUT</sub>	48 MHz PLL multiplier output clock	-		-	48	75	MHz
f <sub>VCO_OUT</sub>	PLL VCO output	-		100	-	432	
+	PLL lock time	VCO freq = 192 N	ЛHz	75	-	200	ше
t <sub>LOCK</sub>	PLL IOCK UITIE	VCO freq = 432 N	ЛHz	100	-	300	μs
			RMS	-	25	-	
	Cycle-to-cycle jitter	System clock	peak to peak	-	±150	-	
		216 MHz	RMS	-	15		
Jitter <sup>(3)</sup>	Period Jitter		peak to peak	-	±200	-	ps
	Main clock output (MCO) for RMII Ethernet		Cycle to cycle at 50 MHz on 1000 samples		32	-	
	Main clock output (MCO) for MII Ethernet	Cycle to cycle at 2 on 1000 samples		-	40	-	
	Bit Time CAN jitter	Cycle to cycle at 1 MHz on 1000 samples		-	330	-	
I <sub>DD(PLL)</sub> <sup>(4)</sup>	PLL power consumption on V <sub>DD</sub>	VCO freq = 192 MHz VCO freq = 432 MHz		0.15 0.45	-	0.40 0.75	mA
I <sub>DDA(PLL)</sub> <sup>(4)</sup>	PLL power consumption on V <sub>DDA</sub>	VCO freq = 192 N VCO freq = 432 N		0.30 0.55	-	0.40 0.85	mA

Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between PLL and PLLI2S.

<sup>2.</sup> Guaranteed by design.

<sup>3.</sup> The use of 2 PLLs in parallel could degraded the Jitter up to +30%.

<sup>4.</sup> Guaranteed by characterization results.

Table 48. PLLI2S characteristics

Symbol	Parameter	Conditions	Conditions		Тур	Max	Unit
f <sub>PLLI2S_IN</sub>	PLLI2S input clock <sup>(1)</sup>	-		0.95 <sup>(2)</sup>	1	2.10	
f <sub>PLLI2SP_OUT</sub>	PLLI2S multiplier output clock for SPDIFRX	-	-		1	216	
f <sub>PLLI2SQ_OUT</sub>	PLLI2S multiplier output clock for SAI	-		-	-	216	MHz
f <sub>PLLI2SR_OUT</sub>	PLLI2S multiplier output clock for I2S	-		-	-	216	
f <sub>VCO_OUT</sub>	PLLI2S VCO output	-		100	-	432	
+	PLLI2S lock time	VCO freq = 192 MHz		75	-	200	ш
t <sub>LOCK</sub>		VCO freq = 432 MHz		100	-	300	μs
	Master I2S clock jitter	Cycle to cycle at 12.288 MHz on 48KHz period, N=432, R=5	RMS	-	90	-	-
			peak to peak	-	±280	-	ps
Jitter <sup>(3)</sup>		Average frequency of 12.288 MHz N = 432, R = 5 on 1000 samples		-	90	-	ps
	WS I2S clock jitter	Cycle to cycle at 48 KHz on 1000 samples		-	400	-	ps
I <sub>DD(PLLI2S)</sub> <sup>(4)</sup>	PLLI2S power consumption on V <sub>DD</sub>	VCO freq = 192 MHz VCO freq = 432 MHz		0.15 0.45	-	0.40 0.75	mA
I <sub>DDA(PLLI2S)</sub> (4)	PLLI2S power consumption on V <sub>DDA</sub>	VCO freq = 192 MHz VCO freq = 432 MHz		0.30 0.55	-	0.40 0.85	mA

<sup>1.</sup> Take care of using the appropriate division factor M to have the specified PLL input clock values.

Table 49. PLLISAI characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>PLLSAI_IN</sub>	PLLSAI input clock <sup>(1)</sup>	-	0.95 <sup>(2)</sup>	1	2.10	
f <sub>PLLSAIP_OUT</sub>	PLLSAI multiplier output clock for 48 MHz	-	-	48	75	
f <sub>PLLSAIQ_OUT</sub>	PLLSAI multiplier output clock for SAI	-	-	-	216	MHz
f <sub>PLLSAIR_OUT</sub>	PLLSAI multiplier output clock for LCD-TFT	-	-	-	216	
f <sub>VCO_OUT</sub>	PLLSAI VCO output	-	100	ı	432	



<sup>2.</sup> Guaranteed by design.

<sup>3.</sup> Value given with main PLL running.

<sup>4.</sup> Guaranteed by characterization results.

**Symbol Parameter Conditions** Min Тур Max Unit VCO freg = 192 MHz 75 200 PLLSAI lock time μs **t**LOCK VCO freg = 432 MHz 100 300 **RMS** 90 Cycle to cycle at 12.288 MHz on peak 48KHz period, to +280 ps N=432, R=5 peak Master SAI clock jitter Average frequency of Jitter(3) 12.288 MHz 90 ps N = 432, R = 5on 1000 samples Cycle to cycle at 48 KHz FS clock jitter 400 ps on 1000 samples VCO freq = 192 MHz PLLSAI power consumption on 0.15 0.40  $I_{\text{DD(PLLSAI)}}^{(4)}$ mΑ VCO freq = 432 MHz 0.75  $V_{DD}$ 0.45 VCO freq = 192 MHz PLLSAI power consumption on 0.30 0.40 I<sub>DDA(PLLSAI)</sub>(4) mΑ VCO freq = 432 MHz 0.55 0.85

Table 49. PLLISAI characteristics (continued)

## 6.3.12 PLL spread spectrum clock generation (SSCG) characteristics

The spread spectrum clock generation (SSCG) feature allows to reduce electromagnetic interferences (see *Table 62: EMI characteristics for fHSE= 8 MHz and fCPU= 200MHz (Setting 2)*). It is available only on the main PLL.

Table 50. SSCG parameters constraint

Symbol	Parameter		Тур	Max <sup>(1)</sup>	Unit
f <sub>Mod</sub>	Modulation frequency	-	-	10	KHz
md	Peak modulation depth	0.25	-	2	%
MODEPER * INCSTEP	-	-	-	2 <sup>15</sup> - 1	

<sup>1.</sup> Guaranteed by design.

#### Equation 1

The frequency modulation period (MODEPER) is given by the equation below:

$$MODEPER = round[f_{PLL \ IN} / \ (4 \times f_{Mod})]$$

f<sub>PLL IN</sub> and f<sub>Mod</sub> must be expressed in Hz.

As an example:



<sup>1.</sup> Take care of using the appropriate division factor M to have the specified PLL input clock values.

<sup>2.</sup> Guaranteed by design.

<sup>3.</sup> Value given with main PLL running.

<sup>4.</sup> Guaranteed by characterization results.

If  $f_{PLL\_IN}$  = 1 MHz, and  $f_{MOD}$  = 1 kHz, the modulation depth (MODEPER) is given by equation 1:

MODEPER = round[
$$10^6 / (4 \times 10^3)$$
] = 250

#### Equation 2

Equation 2 allows to calculate the increment step (INCSTEP):

INCSTEP = round[
$$((2^{15} - 1) \times md \times PLLN) / (100 \times 5 \times MODEPER)$$
]

f<sub>VCO OUT</sub> must be expressed in MHz.

With a modulation depth (md) = ±2 % (4 % peak to peak), and PLLN = 240 (in MHz):

INCSTEP = round[
$$((2^{15} - 1) \times 2 \times 240) / (100 \times 5 \times 250)$$
] = 126md(quantitazed)%

An amplitude quantization error may be generated because the linear modulation profile is obtained by taking the quantized values (rounded to the nearest integer) of MODPER and INCSTEP. As a result, the achieved modulation depth is quantized. The percentage quantized modulation depth is given by the following formula:

$$md_{quantized}\% = (MODEPER \times INCSTEP \times 100 \times 5) / \ ((2^{15} - 1) \times PLLN)$$

As a result:

$$md_{quantized}\% = (250 \times 126 \times 100 \times 5) / ((2^{15} - 1) \times 240) = 2.002\%$$
(peak)


*Figure 34* and *Figure 35* show the main PLL output clock waveforms in center spread and down spread modes, where:

F0 is f<sub>PLL</sub> OUT nominal.

T<sub>mode</sub> is the modulation period.

md is the modulation depth.

Figure 34. PLL output clock waveforms in center spread mode






Figure 35. PLL output clock waveforms in down spread mode

#### 6.3.13

temperature and V<sub>DD</sub> supply voltage conditions summarized in *Table 17*.

**Symbol Conditions** Max Unit **Parameter** Min Typ Hi-Speed Input/Output Characteristics UI instantaneous 2 12.5 U<sub>INST</sub> ns HS transmit common mode 200  $V_{CMTX}$ 150 250 voltage V<sub>CMTX</sub> mismatch when output 5  $|\Delta V_{CMTX}|$ is Differential-1 or Differential-0 mV HS transmit differential voltage 140 200 270  $|V_{OD}|$ \_ V<sub>OD</sub> mismatch when output is  $|\Delta V_{OD}|$ 14 Differential-1 or Differential-0 HS output high voltage 360 Vohhs Single ended output 62.5 Ω  $Z_{OS}$ 40 50 impedance Single ended output %  $\Delta Z_{OS}$ 10 impedance mismatch 20%-80% rise and fall time 100 0.35\*UI t<sub>HSr</sub> & t<sub>HSf</sub> ps LP Receiver Input Characteristics Logic 0 input voltage (not in  $V_{II}$ 550 ULP State) Logic 0 input voltage in ULP 300  $V_{IL\text{-}ULPS}$ mV State Input high level voltage 880  $V_{IH}$  $V_{hys}$ Voltage hysteresis 25 LP Emitter Output Characteristics

Table 51. MIPI D-PHY characteristics<sup>(1)</sup>

Table 51. MIPI D-PHY characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL</sub>	Output low level voltage	-	1.1	1.2	1.2	V
V <sub>IL-ULPS</sub>	Output high level voltage50 -		50	mV		
V <sub>IH</sub>	Output impedance of LP - 110 -		-	-	Ω	
V <sub>hys</sub>	15%-85% rise and fall time	-	-	-	25	ns
	LP Contention	Detector Characte	ristics			
V <sub>ILCD</sub>	/ILCD Logic 0 contention threshold		200	mV		
V <sub>IHCD</sub>	Logic 0 contention threshold	-	450	-	-	1117

<sup>1.</sup> Guaranteed based on test during characterization.

Table 52. MIPI D-PHY AC characteristics LP mode and HS/LP transitions<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>LPX</sub>	Transmitted length of any Low-Power state period	-	50	-	-	
T <sub>CLK-PREPARE</sub>	Time that the transmitter drives the Clock Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission.	-	38	-	95	ns
T <sub>CLK-PREPARE</sub> + T <sub>CLK-ZERO</sub>	Time that the transmitter drives the HS-0 state prior to starting the clock.	-	300	-	-	
Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode.		-	8	-	-	UI

Table 52. MIPI D-PHY AC characteristics LP mode and HS/LP transitions<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>CLK-POST</sub>	Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode.	-	62+52*UI	-	-	
T <sub>CLK-TRAIL</sub>	Time that the transmitter drives the HS-0 state after the last payload clock bit of an HS transmission burst.	-	60	-	-	
T <sub>HS-PREPARE</sub>	Time that the transmitter drives the Data Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission.		-	85+6*UI		
T <sub>HS-PREPARE</sub> + T <sub>HS-ZERO</sub>	T <sub>HS-PREPARE+</sub> Time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence.	-	145+10*UI	-	-	ns
T <sub>HS-TRAIL</sub>	Time that the transmitter drives the flipped differential state after last payload data bit of a HS transmission burst.	-	Max (n*8*UI, 60+n*4*UI)	-	-	
T <sub>HS-EXIT</sub>	Time that the transmitter drives LP-11 following a HS burst.		100	-	-	
T <sub>REOT</sub>	30%-85% rise time and fall time	-	-	-	35	
T <sub>EOT</sub>	Transmitted time interval from the start of T <sub>HS-TRAIL</sub> or T <sub>CLK-TRAIL</sub> , to the start of the LP-11 state following a HS burst.	-	-	-	105+ n*12UI	

<sup>1.</sup> Guaranteed based on test during characterization.







Figure 36. MIPI D-PHY HS/LP clock lane transition timing diagram

Figure 37. MIPI D-PHY HS/LP data lane transition timing diagram



## 6.3.14 MIPI D-PHY PLL characteristics

The parameters given in *Table 53* are derived from tests performed under temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 17*.

**Symbol Parameter Conditions** Min Тур Max Unit PLL input clock 100 f<sub>PLL\_IN</sub> 4 PFD input clock 25 4 f<sub>PLL</sub> INFIN  $\mathsf{MHz}$ 500 PLL multiplier output clock 31.25 f<sub>PLL\_OUT</sub> PLL VCO output 500 1000 f<sub>VCO\_OUT</sub>  $t_{LOCK}$ PLL lock time 200

Table 53. DSI-PLL characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>DD(PLL)</sub>	PLL power consumption on V <sub>DD12</sub>	f <sub>VCO_OUT</sub> = 500 MHz	-	0.55	0.70	
		f <sub>VCO_OUT</sub> = 600 MHz	-	0.65	0.80	mA
		f <sub>VCO_OUT</sub> = 1000 MHz	-	0.95	1.20	

Table 53. DSI-PLL characteristics<sup>(1)</sup> (continued)

# 6.3.15 MIPI D-PHY regulator characteristics

The parameters given in *Table 54* are derived from tests performed under temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 17*.

Table 54. DSI regulator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V <sub>DD12DSI</sub>	1.2 V internal voltage on V <sub>DD12DSI</sub>	-	1.15	1.20	1.30	V	
C <sub>EXT</sub>	External capacitor on V <sub>CAPDSI</sub>	-	1.1	2.2	3.3	μF	
ESR	External Serial Resistor	-	0	25	600	mΩ	
I <sub>DDDSIREG</sub>	Regulator power consumption	-	100	120	125	μΑ	
	DSI system (regulator, PLL and	Ultra Low Power Mode (Reg. ON + PLL OFF)	-	290	600		
I <sub>DDDSI</sub>	D-PHY) current consumption on V <sub>DDDSI</sub>	Stop State (Reg. ON + PLL OFF)	-	290	600	μΑ	
I <sub>DDDSILP</sub>	DSI system current consumption on V <sub>DDDSI</sub> in LP mode communication <sup>(2)</sup>	10 MHz escape clock (Reg. ON + PLL OFF)	-	4.3	5.0	mA	
		20 MHz escape clock (Reg. ON + PLL OFF)	-	4.3	5.0	IIIA	
	DSI system (regulator, PLL and	300 Mbps - 1 data lane (Reg. ON + PLL ON)	-	8.0	8.8		
		300 Mbps - 2data lane (Reg. ON + PLL ON)	-	11.4	12.5		
I <sub>DDDSIHS</sub>	D-PHY) current consumption on V <sub>DDDSI</sub> in HS mode communication <sup>(3)</sup>	500 Mbps - 1 data lane (Reg. ON + PLL ON)	-	13.5	14.7	mA	
		500 Mbps - 2data lane (Reg. ON + PLL ON)	-	18.0	19.6		
	DSI system (regulator, PLL and D-PHY) current consumption on V <sub>DDDSI</sub> in HS mode with CLK like payload	500 Mbps - 2data lane (Reg. ON + PLL ON)	-	21.4	21.4 23.3		
+	Startup delay	C <sub>EXT</sub> = 2.2 μF	-	110	-	1	
t <sub>WAKEUP</sub>	Giai tup delay	C <sub>EXT</sub> = 3.3 μF	-	-	160	μs	
I <sub>INRUSH</sub>	Inrush current on V <sub>DDDSI</sub>	External capacitor load at start	-	60	200	mA	

<sup>1.</sup> Based on test during characterization.

<sup>3.</sup> Values based on an average traffic (3/4 HS traffic & 1/4 LP) in Video Mode.



DS11532 Rev 8 149/256

<sup>1.</sup> Based on test during characterization.

<sup>2.</sup> Values based on an average traffic in LP Command Mode.

# 6.3.16 Memory characteristics

# Flash memory

The characteristics are given at TA = -40 to 105 °C unless otherwise specified.

The devices are shipped to customers with the Flash memory erased.

Table 55. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Supply current	Write / Erase 8-bit mode, V <sub>DD</sub> = 1.7 V	-	14	-	
$I_{DD}$		Write / Erase 16-bit mode, V <sub>DD</sub> = 2.1 V	-	17	-	mA
		Write / Erase 32-bit mode, V <sub>DD</sub> = 3.3 V	-	24	-	

Table 56. Flash memory programming (single bank configuration nDBANK=1)

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit	
t <sub>prog</sub>	Word programming time	Program/erase parallelism (PSIZE) = x 8/16/32	-	16	100 <sup>(2)</sup>	μs	
t <sub>ERASE32KB</sub>		Program/erase parallelism (PSIZE) = x 8	-	400	800		
	Sector (32 KB) erase time	Program/erase parallelism (PSIZE) = x 16	-	250	600	ms	
		Program/erase parallelism (PSIZE) = x 32	-	200	500		
<sup>t</sup> ERASE128KB	Sector (128 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	1100	2400		
		Program/erase parallelism (PSIZE) = x 16	-	800	1400	ms	
		Program/erase parallelism (PSIZE) = x 32	-	500	1100		
		Program/erase parallelism (PSIZE) = x 8	-	2.1	4		
t <sub>ERASE256KB</sub>	Sector (256 KB) erase time	Program/erase parallelism (PSIZE) = x 16	-	1.5	2.6	S	
		Program/erase parallelism (PSIZE) = x 32	-	1	2		
		Program/erase parallelism (PSIZE) = x 8	-	16	32		
t <sub>ME</sub>	Mass erase time	Program/erase parallelism (PSIZE) = x 16	-	11	22	S	
		Program/erase parallelism (PSIZE) = x 32	-	8	16		



Table 56. Flash memory programming (single bank configuration nDBANK=1) (continued)

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
V <sub>prog</sub>	Programming voltage	32-bit program operation	2.7	-	3	V
		16-bit program operation	2.1	-	3.6	٧
		8-bit program operation	1.7	-	3.6	V

<sup>1.</sup> Guaranteed by characterization results.

Table 57. Flash memory programming (dual bank configuration nDBANK=0)

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
t <sub>prog</sub>	Word programming time	Program/erase parallelism (PSIZE) = x 8/16/32	-	16	100 <sup>(2)</sup>	μs
t <sub>ERASE16KB</sub>		Program/erase parallelism (PSIZE) = x 8	-	400	800	
	Sector (16 KB) erase time	Program/erase parallelism (PSIZE) = x 16	-	250	600	ms
		Program/erase parallelism (PSIZE) = x 32	-	200	500	
t <sub>ERASE64KB</sub>	Sector (64 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	1100	2400	
		Program/erase parallelism (PSIZE) = x 16	-	800	1400	ms
		Program/erase parallelism (PSIZE) = x 32	-	500	1100	
	Sector (128 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	2.1	4	
t <sub>ERASE128KB</sub>		Program/erase parallelism (PSIZE) = x 16	-	1.5	2.6	s
		Program/erase parallelism (PSIZE) = x 32	-	1	2	
t <sub>ME</sub>	Mass erase time	Program/erase parallelism (PSIZE) = x 8	-	16	32	
		Program/erase parallelism (PSIZE) = x 16	-	11	22	s
		Program/erase parallelism (PSIZE) = x 32	-	8	16	



<sup>2.</sup> The maximum programming time is measured after 100K erase operations.

Table 57. Flash memory programming (dual bank configuration nDBANK=0) (continued)

Symbol	Parameter Conditions		Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
t <sub>BE</sub>	Bank erase time	Program/erase parallelism (PSIZE) = x 8	-	16	32	
		Program/erase parallelism (PSIZE) = x 16	-	11	22	s
		Program/erase parallelism (PSIZE) = x 32	-	8	16	
	Programming voltage	32-bit program operation	2.7	-	3	V
$V_{prog}$		16-bit program operation	2.1	-	3.6	V
		8-bit program operation	1.7	-	3.6	V

- 1. Guaranteed by characterization results.
- 2. The maximum programming time is measured after 100K erase operations.

Table 58. Flash memory programming with V<sub>PP</sub>

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
t <sub>prog</sub>	Double word programming		-	16	100 <sup>(2)</sup>	μs
t <sub>ERASE32KB</sub>	Sector (32 KB) erase time	T <sub>A</sub> = 0 to +40 °C	-	180	-	
t <sub>ERASE128KB</sub>	Sector (128 KB) erase time	V <sub>DD</sub> = 3.3 V	-	450	-	ms
t <sub>ERASE256KB</sub>	Sector (256 KB) erase time	$V_{PP} = 8.5 \text{ V}$	-	900	-	
t <sub>ME</sub>	Mass erase time		-	6.9	-	S
$V_{prog}$	Programming voltage	-	2.7	-	3.6	V
$V_{PP}$	V <sub>PP</sub> voltage range	-	7	ı	9	٧
I <sub>PP</sub>	Minimum current sunk on the V <sub>PP</sub> pin	-	10	-	-	mA
t <sub>VPP</sub> (3)	Cumulative time during which V <sub>PP</sub> is applied	-	-	-	1	hour

- 1. Guaranteed by design.
- 2. The maximum programming time is measured after 100K erase operations.
- 3.  $V_{PP}$  should only be connected during programming/erasing.

Table 59. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Value Min <sup>(1)</sup>	Unit
N <sub>END</sub>	Endurance	$T_A = -40 \text{ to } +85 ^{\circ}\text{C} \text{ (6 suffix versions)}$ $T_A = -40 \text{ to } +105 ^{\circ}\text{C} \text{ (7 suffix versions)}$	10	kcycles
		1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 85 °C	30	
t <sub>RET</sub>	Data retention	1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 105 °C	10	Years
		10 kcycles <sup>(2)</sup> at T <sub>A</sub> = 55 °C	20	



- 1. Guaranteed by characterization results.
- 2. Cycling performed over the whole temperature range.

#### 6.3.17 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

## Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 60*. They are based on the EMS levels and classes defined in application note AN1709.

Level/ **Symbol Parameter** Conditions Class  $V_{DD} = 3.3 \text{ V}, T_A = +25 \text{ °C}, f_{HCLK} =$ Voltage limits to be applied on any I/O pin to  $V_{FESD}$ 216 MHz, conforms to IEC 61000-2B induce a functional disturbance Fast transient voltage burst limits to be  $V_{DD} = 3.3 \text{ V}, T_A = +25 \text{ °C}, f_{HCLK} =$  $V_{\mathsf{FTB}}$ applied through 100 pF on V<sub>DD</sub> and V<sub>SS</sub> 168 MHz, conforms to IEC 61000-5A pins to induce a functional disturbance 4-2

Table 60. EMS characteristics

As a consequence, it is recommended to add a serial resistor (1  $\text{k}\Omega$ ) located as close as possible to the MCU to the pins exposed to noise (connected to tracks longer than 50 mm on PCB).

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)



DS11532 Rev 8 153/256

#### Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

# **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC code, is running. This emission test is compliant with SAE IEC61967-2 standard which specifies the test board and the pin loading.

Table 61. EMI characteristics for  $f_{\mbox{\scriptsize HSE}}$ = 8 MHz and  $f_{\mbox{\scriptsize CPU}}$ = 200MHz (Setting 1)

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f <sub>HSE</sub> /f <sub>CPU</sub> ]	Unit
			nequency band	8/200 MHz	
			0.1 to 30 MHz	5	
	Peak <sup>(1)</sup>	V <sub>DD</sub> = 3.6 V, T <sub>A</sub> = 25 °C, TFBGA216 package,	30 to 130 MHz	10	dDu\/
S <sub>EMI</sub>	reak \	conforming to IEC61967-2 ART/L1-cache ON,	130 MHz to 1 GHz	18	dBµV
JEIMI		over-drive ON, all peripheral clocks enabled, clock dithering disabled.	1 GHz to 2 GHz	10	
	Level <sup>(2)</sup>		0.1 to 2 GHz	3.5	-

<sup>1.</sup> Refer to the "EMI radiated test" in AN1709.

Table 62. EMI characteristics for f<sub>HSE</sub>= 8 MHz and f<sub>CPU</sub>= 200MHz (Setting 2)

Symbol	Parameter Conditions		Monitored frequency band	Max vs. [f <sub>HSE</sub> /f <sub>CPU</sub> ]	Unit
			nequency band	8/200 MHz	
			0.1 to 30 MHz	8/200 MHz  2  9 14	
	Peak <sup>(1)</sup>	V <sub>DD</sub> = 3.6 V, T <sub>A</sub> = 25 °C, TFBGA216 package, conforming to IEC61967-2 ART/L1-cache ON,	30 to 130 MHz		dBµV
S <sub>EMI</sub>	I Cak V	over-drive ON, all peripheral clocks enabled,	130 MHz to 1 GHz	14	αυμν
		clock dithering enabled.	1 GHz to 2 GHz	9	
	Level <sup>(2)</sup>		0.1 to 2 GHz	3	-

<sup>1.</sup> Refer to the "EMI radiated test" in AN1709.

<sup>2.</sup> Refer to the "EMI level classification" in AN1709.

<sup>2.</sup> Refer to the "EMI level classification" in AN1709.

# 6.3.18 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

# Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/ESDA/JEDEC JS-001-2012 and ANSI/ESD S5.3.1-2009 standards.

Maximum **Symbol** Conditions Unit **Ratings** Class value<sup>(1)</sup> Electrostatic discharge  $T_{\Delta} = +25$  °C conforming to ANSI/ESDA/JEDEC voltage (human body 2 2000 V<sub>ESD(HBM)</sub> JS-001-2012 model)  $T_A = +25$  °C conforming to ANSI/ESD S5.3.1-V 3 250 Electrostatic discharge 2009, all packages except TFBGA100  $V_{ESD(CDM)}$ voltage (charge device T<sub>A</sub> = +25 °C conforming to ANSI/ESD S5.3.1model) 4 500 2009, TFBGA100 package

Table 63. ESD absolute maximum ratings

#### Static latchup

Two complementary static tests are required on six parts to assess the latchup performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latchup standard.

Table 64. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T <sub>A</sub> = +105 °C conforming to JESD78A	II level A

## 6.3.19 I/O current injection characteristics

As a general rule, a current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard, 3 V-capable I/O pins) should be avoided during the normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when an abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during the device characterization.

# Functional susceptibilty to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.



<sup>1.</sup> Guaranteed by characterization results.

The failure is indicated by an out of range parameter: ADC error above a certain limit (>5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of -5 μA/+0 μA range), or other functional failure (for example reset, oscillator frequency deviation).

A negative induced leakage current is caused by negative injection and positive induced leakage current by positive injection.

The test results are given in Table 65.

Table 65. I/O current injection susceptibility

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on BOOT0, DSI_D0P, DSI_D0N, DSI_D1P, DSI_D1N, DSI_CKP, DSI_CKN pin	- 0	0	
	Injected current on NRST pin	- 0	NA <sup>(1)</sup>	
I <sub>INJ</sub>	Injected current on PC0, PC2, PH1_OSCOUT pins	- 0	NA <sup>(1)</sup>	mA
	Injected current on any other FT pin	- 5	NA <sup>(1)</sup>	
	Injected current on any other pins	- 5	+5	

<sup>1.</sup> Injection is not possible.

Note:

It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

#### 6.3.20 I/O port characteristics

For information on GPIO configuration, refer to the application note STM32 GPIO configuration for hardware settings and low-power consumption (AN4899), available from the ST website www.st.com.

## General input/output characteristics

Unless otherwise specified, the parameters given in Table 66: I/O static characteristics are derived from tests performed under the conditions summarized in Table 17. All I/Os are CMOS and TTL compliant.

Table 66. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	FT, TTa and NRST I/O input low level voltage	1.7 V≤V <sub>DD</sub> ≤3.6 V	-	-	$\frac{0.35V_{DD} - 0.04^{(1)}}{0.3V_{DD}^{(2)}}$	
V <sub>IL</sub>	BOOT I/O input low level voltage	1.75 V≤V <sub>DD</sub> ≤3.6 V, − 40 °C≤T <sub>A</sub> ≤105 °C	-	ı	0.1V <sub>DD</sub> +0.1 <sup>(1)</sup>	V
		1.7 V≤V <sub>DD</sub> ≤3.6 V, 0 °C≤T <sub>A</sub> ≤105 °C	-	-	0.1VDD+0.1V	



Table 66. I/O static characteristics (continued)

Symbol	Paran	neter	Conditions	Min	Тур	Max	Unit
	FT, TTa and NF high level voltage		1.7 V≤V <sub>DD</sub> ≤3.6 V	0.45V <sub>DD</sub> +0.3 <sup>(1)</sup> 0.7V <sub>DD</sub> <sup>(2)</sup>	-	-	
V <sub>IH</sub>	BOOT I/O input	high level	1.75 V≤V <sub>DD</sub> ≤3.6 V, − 40 °C≤T <sub>A</sub> ≤105 °C	0.17V <sub>DD</sub> +0.7 <sup>(1)</sup>			٧
	voltage		1.7 V≤V <sub>DD</sub> ≤3.6 V, 0 °C≤T <sub>A</sub> ≤105 °C	0.17 V <sub>DD</sub> +0.7\7	-	-	
	FT, TTa and NF hysteresis	RST I/O input	1.7 V≤V <sub>DD</sub> ≤3.6 V	10%V <sub>DD</sub> <sup>(3)</sup>	-	-	
V <sub>HYS</sub>	POOT I/O input	t hystorosis	1.75 V≤V <sub>DD</sub> ≤3.6 V, − 40 °C≤T <sub>A</sub> ≤105 °C	0.1			٧
	BOOT I/O input hysteresis		1.7 V≤V <sub>DD</sub> ≤3.6 V, 0 °C≤T <sub>A</sub> ≤105 °C	0.1	-	-	
	I/O input leakag	ge current (4)	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	
l <sub>lkg</sub>	I/O FT input leakage current (5)		V <sub>IN</sub> = 5 V	-	-	3	μA
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(6)</sup> Weak pull-up equivalent resistor <sup>(6)</sup> Weak pull-down equivalent resistor <sup>(7)</sup> All pins except for PA10/PB12 (OTG_FS_I D,OTG_HS_ID)  All pins except for PA10/PB12 (OTG_FS_I D,OTG_HS_ID)  PA10/PB12 (OTG_FS_I D,OTG_HS_ID)  PA10/PB12 (OTG_FS_I D,OTG_HS_ID)	$V_{IN} = V_{SS}$	30	40	50		
		(OTG_FS_I D,OTG_HS_		7	10	14	kΩ
R <sub>PD</sub>		except for PA10/PB12 (OTG_FS_I D,OTG_HS_	$V_{IN} = V_{DD}$	30	40	50	. V75
		(OTG_FS_I D,OTG_HS_		7	10	14	
C <sub>IO</sub> (8)	I/O pin capacita	ince	-	-	5	-	pF

- 1. Guaranteed by design.
- 2. Tested in production.
- 3. With a minimum of 200 mV.
- 4. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins, Refer to Table 65: I/O
- To sustain a voltage higher than VDD +0.3 V, the internal pull-up/pull-down resistors must be disabled. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to Table 65: I/O current injection susceptibility
- 6. Pull-up resistors are designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimum (~10% order).



DS11532 Rev 8 157/256

- Pull-down resistors are designed with a true resistance in series with a switchable NMOS. This NMOS contribution to the series resistance is minimum (~10% order).
- 8. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT I/Os is shown in *Figure 38*.




Figure 38. FT I/O input characteristics

## **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to  $\pm 8$  mA, and sink or source up to  $\pm 20$  mA (with a relaxed  $V_{OL}/V_{OH}$ ) except PC13, PC14, PC15 and PI8 which can sink or source up to  $\pm 3$ mA. When using the PC13 to PC15 and PI8 GPIOs in output mode, the speed should not exceed 2 MHz with a maximum load of 30 pF.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*. In particular:

- The sum of the currents sourced by all the I/Os on  $V_{DD}$ , plus the maximum Run consumption of the MCU sourced on  $V_{DD}$ , cannot exceed the absolute maximum rating  $\Sigma I_{VDD}$  (see *Table 15*).
- The sum of the currents sunk by all the I/Os on  $V_{SS}$  plus the maximum Run consumption of the MCU sunk on  $V_{SS}$  cannot exceed the absolute maximum rating  $\sum I_{VSS}$  (see *Table 15*).

# **Output voltage levels**

Unless otherwise specified, the parameters given in *Table 67* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 17*. All I/Os are CMOS and TTL compliant.

Table 67. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	CMOS port <sup>(2)</sup> $I_{IO} = +8 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	0.4	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin except PC14	CMOS port <sup>(2)</sup> $I_{IO} = -8 \text{ mA}$ $2.7 \text{ V} \le V_{DD} \le 3.6 \text{ V}$	V <sub>DD</sub> - 0.4	-	٧
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for PC14	CMOS port <sup>(2)</sup> $I_{IO} = -2 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	V <sub>DD</sub> - 0.4	-	
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	TTL port <sup>(2)</sup> I <sub>IO</sub> =+8mA 2.7 V ≤V <sub>DD</sub> ≤3.6 V	-	0.4	V
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin except PC14	TTL port <sup>(2)</sup> $I_{IO} = -8mA$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	2.4	-	V
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub> = +20 mA 2.7 V ≤V <sub>DD</sub> ≤3.6 V	-	1.3 <sup>(4)</sup>	V
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin except PC14	I <sub>IO</sub> = -20 mA 2.7 V ≤V <sub>DD</sub> ≤3.6 V	V <sub>DD</sub> -1.3 <sup>(4)</sup>	-	V
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	$I_{IO}$ = +6 mA 1.8 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	-	0.4 <sup>(4)</sup>	· V
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin except PC14	I <sub>IO</sub> = -6 mA 1.8 V ≤V <sub>DD</sub> ≤3.6 V	V <sub>DD</sub> -0.4 <sup>(4)</sup>	-	V



Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub> = +4 mA 1.7 V ≤V <sub>DD</sub> ≤3.6V	-	0.4 <sup>(5)</sup>	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin except PC14	I <sub>IO</sub> = -4 mA 1.7 V ≤V <sub>DD</sub> ≤3.6V	V <sub>DD</sub> -0.4 <sup>(5)</sup>	-	V
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for PC14	$I_{IO} = -1 \text{ mA}$ 1.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6V	V <sub>DD</sub> -0.4 <sup>(5)</sup>	-	

Table 67. Output voltage characteristics (continued)

- The  $I_{|O}$  current sunk by the device must always respect the absolute maximum rating specified in *Table 15*. and the sum of  $I_{|O|}$  (I/O ports and control pins) must not exceed  $I_{VSS}$ .
- 2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.
- 3. The  $I_{1O}$  current sourced by the device must always respect the absolute maximum rating specified in *Table 15* and the sum of  $I_{1O}$  (I/O ports and control pins) must not exceed  $I_{VDD}$ .
- 4. Based on characterization data.
- 5. Guaranteed by design.

#### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in Figure 39 and Table 68, respectively.

Unless otherwise specified, the parameters given in *Table 68* are derived from tests performed under the ambient temperature and  $V_{\mbox{\scriptsize DD}}$  supply voltage conditions summarized in Table 17.

OSPEEDRY

[1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
			$C_L = 50 \text{ pF}, V_{DD} \ge 2.7 \text{ V}$	-	-	4	
			C <sub>L</sub> = 50 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	2	
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>	$C_L = 10 \text{ pF, } V_{DD} \ge 2.7 \text{ V}$	ı	ı	8	MHz
00			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.8 V	-	1	4	
			$C_L = 10 \text{ pF, } V_{DD} \ge 1.7 \text{ V}$	ı	ı	3	
	$t_{f(IO)out}/ \ t_{r(IO)out}$	Output high to low level fall time and output low to high level rise time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.7 V to 3.6 V	-	1	100	ns

Table 68. I/O AC characteristics<sup>(1)(2)</sup>

DS11532 Rev 8 160/256



Table 68. I/O AC characteristics<sup>(1)(2)</sup> (continued)

OSPEEDRy [1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
			C <sub>L</sub> = 50 pF, V <sub>DD</sub> ≥ 2.7 V	-	-	25	
			C <sub>L</sub> = 50 pF, V <sub>DD</sub> ≥ 1.8 V	-	-	12.5	
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>	C <sub>L</sub> = 50 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	10	MHz
		waximum frequency	$C_L = 10 \text{ pF, } V_{DD} \ge 2.7 \text{ V}$	-	-	50	IVIIIZ
01			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.8 V	-	-	20	
UI			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	12.5	
			$C_L = 50 \text{ pF}, V_{DD} \ge 2.7 \text{ V}$	-	-	10	
	t <sub>f(IO)out</sub> / Output high to low level fall time and output low to high	$C_L = 10 \text{ pF}, V_{DD} \ge 2.7 \text{ V}$	-	-	6		
	t <sub>r(IO)out</sub>	level rise time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	20	ns
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	10	
			C <sub>L</sub> = 40 pF, V <sub>DD</sub> ≥ 2.7 V	-	-	50 <sup>(4)</sup>	
		D)out Maximum frequency <sup>(3)</sup>	C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.7 V	-	-	100 <sup>(4)</sup>	
10	f <sub>max(IO)</sub> out		C <sub>L</sub> = 40 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	25	MHz
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.8 V	-	-	50	
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	42.5	
			C <sub>L</sub> = 40 pF, V <sub>DD</sub> ≥2.7 V	-	-	6	- ns
	t <sub>f(IO)out</sub> /	Output high to low level fall	C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.7 V	-	-	4	
	t <sub>r(IO)out</sub>	time and output low to high level rise time	$C_L = 40 \text{ pF}, V_{DD} \ge 1.7 \text{ V}$	-	-	10	
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	6	-
			$C_L = 30 \text{ pF}, V_{DD} \ge 2.7 \text{ V}$	-	-	100 <sup>(4)</sup>	
			$C_L = 30 \text{ pF}, V_{DD} \ge 1.8 \text{ V}$	-	-	50	-
	£	Marrian (3)	$C_L = 30 \text{ pF}, V_{DD} \ge 1.7 \text{ V}$	-	-	42.5	
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>	C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.7 V	-	-	180 <sup>(4)</sup>	MHz
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.8 V	-	-	100	-
44			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	72.5	-
11			C <sub>L</sub> = 30 pF, V <sub>DD</sub> ≥ 2.7 V	-	-	4	
			C <sub>L</sub> = 30 pF, V <sub>DD</sub> ≥1.8 V	-	-	6	
	t <sub>f(IO)out</sub> /	Output high to low level fall	C <sub>L</sub> = 30 pF, V <sub>DD</sub> ≥1.7 V	-	-	7	ns
	t <sub>r(IO)out</sub>	time and output low to high level rise time	C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.7 V	_	-	2.5	
		ICVCI HISC WHIC	C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥1.8 V	-	-	3.5	
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥1.7 V	-	-	4	
-	tEXTIpw	Pulse width of external signals detected by the EXTI controller	-	10	-	-	ns



- 1. Guaranteed by design.
- 2. The I/O speed is configured using the OSPEEDRy[1:0] bits. Refer to the STM32F76xxx and STM32F77xxx reference manual for a description of the GPIOx\_SPEEDR GPIO port output speed register.
- 3. The maximum frequency is defined in *Figure 39*.
- 4. For maximum frequencies above 50 MHz and  $V_{DD}$  > 2.4 V, the compensation cell should be used.




Figure 39. I/O AC characteristics definition

# 6.3.21 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R<sub>PU</sub> (see *Table 66: I/O static characteristics*).

Unless otherwise specified, the parameters given in *Table 69* are derived from tests performed under the ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 17*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(1)</sup>	$V_{IN} = V_{SS}$	30	40	50	kΩ
V <sub>F(NRST)</sub> <sup>(2)</sup>	NRST Input filtered pulse	-	-	-	100	ns
V <sub>NF(NRST)</sub> <sup>(2)</sup>	NRST Input not filtered pulse	V <sub>DD</sub> > 2.7 V	300	-	-	ns
T <sub>NRST_OUT</sub>	Generated reset pulse duration	Internal Reset source	20	-	-	μs

Table 69. NRST pin characteristics

2. Guaranteed by design.

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series
resistance must be minimum (~10% order).




Figure 40. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets. 0.1 uF capacitor must be placed as close as possible to the chip.
- The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in Table 66. Otherwise the reset is not taken into account by the device.

## 6.3.22 TIM timer characteristics

The parameters given in *Table 70* are guaranteed by design.

Refer to *Section 6.3.20: I/O port characteristics* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions <sup>(3)</sup>	Min	Max	Unit
t <sub>res(TIM)</sub>	Timer resolution time	AHB/APBx prescaler=1 or 2 or 4, f <sub>TIMxCLK</sub> = 216 MHz	1	-	t <sub>TIMxCLK</sub>
	Timer resolution time	AHB/APBx prescaler>4, f <sub>TIMxCLK</sub> = 100 MHz	1	-	t <sub>TIMxCLK</sub>
f <sub>EXT</sub>	Timer external clock frequency on CH1 to CH4	f <sub>TIMxCLK</sub> = 216 MHz	0	f <sub>TIMxCLK</sub> /2	MHz
Res <sub>TIM</sub>	Timer resolution		-	16/32	bit
t <sub>MAX_COUNT</sub>	Maximum possible count with 32-bit counter	-	-	65536 × 65536	t <sub>TIMxCLK</sub>

Table 70. TIMx characteristics<sup>(1)(2)</sup>

5

<sup>1.</sup> TIMx is used as a general term to refer to the TIM1 to TIM12 timers.

<sup>2.</sup> Guaranteed by design.

The maximum timer frequency on APB1 or APB2 is up to 216 MHz, by setting the TIMPRE bit in the RCC\_DCKCFGR register, if APBx prescaler is 1 or 2 or 4, then TIMxCLK = HCLK, otherwise TIMxCLK = 4x PCLKx.

# 6.3.23 RTC characteristics

**Table 71. RTC characteristics** 

Symbol	Parameter	Conditions	Min	Max
-	f <sub>PCLK1</sub> /RTCCLK frequency ratio	Any read/write operation from/to an RTC register	4	-

# 6.3.24 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 72* are derived from tests performed under the ambient temperature,  $f_{PCLK2}$  frequency and  $V_{DDA}$  supply voltage conditions summarized in *Table 17*.

Table 72. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}$	Power supply	V V <12V	1.7 <sup>(1)</sup>	-	3.6	V
V <sub>REF+</sub>	Positive reference voltage	$V_{\rm DDA} - V_{\rm REF+} < 1.2 \text{ V}$	1.7 <sup>(1)</sup>	-	$V_{DDA}$	V
f	ADC clock fraguency	$V_{DDA} = 1.7^{(1)}$ to 2.4 V	0.6	15	18	MHz
f <sub>ADC</sub>	ADC clock frequency	V <sub>DDA</sub> = 2.4 to 3.6 V	0.6	30	36	MHz
f <sub>TRIG</sub> <sup>(2)</sup>	External trigger frequency	f <sub>ADC</sub> = 30 MHz, 12-bit resolution	-	-	1764	kHz
		-	-	-	17	1/f <sub>ADC</sub>
V <sub>AIN</sub>	Conversion voltage range <sup>(3)</sup>	-	0 (V <sub>SSA</sub> or V <sub>REF-</sub> tied to ground)	-	V <sub>REF+</sub>	V
R <sub>AIN</sub> <sup>(2)</sup>	External input impedance	See <i>Equation 1</i> for details	-	-	50	kΩ
R <sub>ADC</sub> <sup>(2)(4)</sup>	Sampling switch resistance	-	1.5	-	6	kΩ
C <sub>ADC</sub> <sup>(2)</sup>	Internal sample and hold capacitor	-	-	4	7	pF
t <sub>lat</sub> <sup>(2)</sup>	Injection trigger conversion	f <sub>ADC</sub> = 30 MHz	-	-	0.100	μs
Чat` ′	latency	-	-	-	3 <sup>(5)</sup>	1/f <sub>ADC</sub>
t <sub>latr</sub> (2)	Regular trigger conversion	f <sub>ADC</sub> = 30 MHz	-	-	0.067	μs
'latr` '	latency	-	-	-	2 <sup>(5)</sup>	1/f <sub>ADC</sub>
t <sub>S</sub> <sup>(2)</sup>	Sampling time	f <sub>ADC</sub> = 30 MHz	0.100	-	16	μs
is, ,	Sampling time	-	3	-	480	1/f <sub>ADC</sub>
t <sub>STAB</sub> <sup>(2)</sup>	Power-up time	-	-	2	3	μs



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		f <sub>ADC</sub> = 30 MHz 12-bit resolution	0.50	-	16.40	μs
		f <sub>ADC</sub> = 30 MHz 10-bit resolution	0.43	-	16.34	μs
t <sub>CONV</sub> <sup>(2)</sup>	Total conversion time (including sampling time)	f <sub>ADC</sub> = 30 MHz 8-bit resolution	0.37	-	16.27	μs
		f <sub>ADC</sub> = 30 MHz 6-bit resolution	0.30	-	16.20	μs
		9 to 492 (t <sub>S</sub> for sampling approximation)	+n-bit resolution f	or succe	ssive	1/f <sub>ADC</sub>
		12-bit resolution Single ADC	-	-	2.4	Msps
f <sub>S</sub> <sup>(2)</sup>	Sampling rate  (f <sub>ADC</sub> = 36 MHz, and t <sub>S</sub> = 3 ADC cycles)	12-bit resolution Interleave Dual ADC mode	-	-	4.5	Msps
	t <sub>S</sub> = 3 ADC cycles)	12-bit resolution Interleave Triple ADC mode	-	-	7.2	Msps
I <sub>VREF+</sub> (2)	ADC V <sub>REF</sub> DC current consumption in conversion mode	-	-	300	500	μA
I <sub>VDDA</sub> <sup>(2)</sup>	ADC V <sub>DDA</sub> DC current consumption in conversion mode	-	-	1.6	1.8	mA

Table 72. ADC characteristics (continued)

- 2. Guaranteed by characterization results.
- 3.  $V_{REF+}$  is internally connected to  $V_{DDA}$  and  $V_{REF-}$  is internally connected to  $V_{SSA}$ .
- 4.  $R_{ADC}$  maximum value is given for  $V_{DD}$ =1.7 V, and minimum value for  $V_{DD}$ =3.3 V.
- 5. For external triggers, a delay of  $1/f_{PCLK2}$  must be added to the latency specified in *Table 72*.

Equation 1: R\_{AIN} max formula 
$$R_{AIN} \,=\, \frac{(k-0.5)}{f_{ADC}\times\,C_{ADC}\times\,ln(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. N = 12 (from 12-bit resolution) and k is the number of sampling periods defined in the ADC\_SMPR1 register.

V<sub>DDA</sub> minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 3.18.2: Internal reset OFF).

	Tuble 101712 6 diatio decardey at IADC 16 IIII 2								
Symbol	Parameter	Test conditions	Тур	Max <sup>(1)</sup>	Unit				
ET	Total unadjusted error	. 40 MI	±3	±4					
EO	Offset error	$f_{ADC}$ = 18 MHz $V_{DDA}$ = 1.7 to 3.6 V	±2	±3					
EG	Gain error	$V_{REF} = 1.7 \text{ to } 3.6 \text{ V}$	±1	±3	LSB				
ED	Differential linearity error	$V_{DDA} - V_{REF} < 1.2 V$	±1	±2					
EL	Integral linearity error		±2	±3					

Table 73. ADC static accuracy at  $f_{ADC} = 18 \text{ MHz}$ 

Table 74. ADC static accuracy at  $f_{ADC}$  = 30 MHz

	7,150				
Symbol	Parameter	Test conditions	Тур	Max <sup>(1)</sup>	Unit
ET	Total unadjusted error		±2	±5	
EO	Offset error	f <sub>ADC</sub> = 30 MHz, R <sub>AIN</sub> < 10 kΩ,	±1.5	±2.5	
EG	Gain error	$V_{DDA} = 2.4 \text{ to } 3.6 \text{ V},$	±1.5	±4	LSB
ED	Differential linearity error	V <sub>REF</sub> = 1.7 to 3.6 V, V <sub>DDA</sub> –V <sub>REF</sub> < 1.2 V	±1	±2	
EL	Integral linearity error	DDA IKLI	±1.5	±3	

<sup>1.</sup> Guaranteed by characterization results.

Table 75. ADC static accuracy at  $f_{ADC}$  = 36 MHz

Symbol	Parameter	Test conditions	Тур	Max <sup>(1)</sup>	Unit
ET	Total unadjusted error	f <sub>ADC</sub> =36 MHz, V <sub>DDA</sub> = 2.4 to 3.6 V, V <sub>REF</sub> = 1.7 to 3.6 V V <sub>DDA</sub> –V <sub>REF</sub> < 1.2 V	±4	±7	
EO	Offset error		±2	±3	
EG	Gain error		±3	±6	LSB
ED	Differential linearity error		±2	±3	
EL	Integral linearity error		±3	±6	

<sup>1.</sup> Guaranteed by characterization results.

Table 76. ADC dynamic accuracy at  $f_{ADC}$  = 18 MHz - limited test conditions<sup>(1)</sup>

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f <sub>ADC</sub> =18 MHz V <sub>DDA</sub> = V <sub>REF+</sub> = 1.7 V Input Frequency = 20 KHz	10.3	10.4	-	bits
SINAD	Signal-to-noise and distortion ratio		64	64.2	-	
SNR	Signal-to-noise ratio		64	65	-	dB
THD	Total harmonic distortion	Temperature = 25 °C	- 67	- 72	ı	

<sup>1.</sup> Guaranteed by characterization results.

<sup>1.</sup> Guaranteed by characterization results.

**Symbol Parameter Test conditions** Min Тур Max Unit **ENOB** Effective number of bits 10.6 10.8 bits f<sub>ADC</sub> =36 MHz SINAD Signal-to noise and distortion ratio 66 67  $V_{DDA} = V_{REF+} = 3.3 \text{ V}$ Input Frequency = 20 KHz SNR Signal-to noise ratio 64 68 dΒ Temperature = 25 °C **THD** Total harmonic distortion - 70 - 72

Table 77. ADC dynamic accuracy at  $f_{ADC}$  = 36 MHz - limited test conditions<sup>(1)</sup>

Note:

ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

Any positive injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\sum I_{INJ(PIN)}$  in Section 6.3.20 does not affect the ADC accuracy.




Figure 41. ADC accuracy characteristics

- 1. See also Table 74.
- 2. Example of an actual transfer curve.
- 3. Ideal transfer curve.
- 4. End point correlation line.
- 5. E<sub>T</sub> = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves.
  - EO = Offset Error: deviation between the first actual transition and the first ideal one.
  - EG = Gain Error: deviation between the last ideal transition and the last actual one.
    ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one.
  - EL = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.



167/256

<sup>1.</sup> Guaranteed by characterization results.

V<sub>DDA</sub><sup>(4)</sup> V<sub>REF+</sub><sup>(4)</sup>

I/O Sample-and-hold ADC converter analog switch

R<sub>AIN</sub><sup>(1)</sup>

R<sub>ADC</sub>

Converter

Sampling switch with multiplexing

V<sub>SS</sub>

V<sub>SS</sub>

MSv67871V3

Figure 42. Typical connection diagram when using the ADC with FT/TT pins featuring analog switch function

- 1. Refer to Table 72 for the values of RAIN, RADC and CADC.
- C<sub>parasitic</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 5 pF). A high C<sub>parasitic</sub> value downgrades conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced.
- 3. Refer to Section Table 66.: I/O static characteristics for the value of I<sub>lkg</sub>,
- 4. Refer to Section 6.1.6: Power supply scheme.


# General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 43 or Figure 44, depending on whether V<sub>RFF+</sub> is connected to V<sub>DDA</sub> or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.

STM32F VREF+ (1)  $1 \mu F // 10 nF$ Vdda  $1~\mu F$  // 10~nFVSSA/VREF- (1) ai17535b

Figure 43. Power supply and reference decoupling (V<sub>REF+</sub> not connected to V<sub>DDA</sub>)

 $V_{REF+}$  input is available on all packages except TFBGA100 whereas the  $V_{REF-}$  s available only on UFBGA176 and TFBGA216. When  $V_{REF-}$  is not available, it is internally connected to  $V_{DDA}$  and  $V_{SSA-}$ 



 $V_{REF+}$  input is available on all packages except TFBGA100 whereas the  $V_{REF-}$  s available only on UFBGA176 and TFBGA216. When  $V_{REF-}$  is not available, it is internally connected to  $V_{DDA}$  and  $V_{SSA-}$ 

# 6.3.25 Temperature sensor characteristics

Table 78. Temperature sensor characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature	-	±1	±2	°C
Avg_Slope <sup>(1)</sup>	Average slope	-	2.5		mV/°C
V <sub>25</sub> <sup>(1)</sup>	Voltage at 25 °C	-	0.76	-	V
t <sub>START</sub> (2)	Startup time	-	6	10	μs
T <sub>S_temp</sub> <sup>(2)</sup>	ADC sampling time when reading the temperature (1 °C accuracy)	10	-	-	μs

<sup>1.</sup> Guaranteed by characterization results.

Table 79. Temperature sensor calibration values

Symbol	Parameter	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V <sub>DDA</sub> = 3.3 V	0x1FF0 F44C - 0x1FF0 F44D
TS_CAL2	TS ADC raw data acquired at temperature of 110 °C, V <sub>DDA</sub> = 3.3 V	0x1FF0 F44E - 0x1FF0 F44F

# 6.3.26 V<sub>BAT</sub> monitoring characteristics

Table 80. V<sub>BAT</sub> monitoring characteristics

Symbol	Parameter	Min	Тур	Max	Unit
R	Resistor bridge for V <sub>BAT</sub>	-	50	-	ΚΩ
Q	Ratio on V <sub>BAT</sub> measurement	-	4	-	-
Er <sup>(1)</sup>	Error on Q	-1	-	+1	%
T <sub>S_vbat</sub> <sup>(2)(2)</sup>	ADC sampling time when reading the V <sub>BAT</sub> 1 mV accuracy	5	-	-	μs

<sup>1.</sup> Guaranteed by design.

# 6.3.27 Reference voltage

The parameters given in *Table 81* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 17*.

Table 81. internal reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>REFINT</sub>	Internal reference voltage	-40 °C < T <sub>A</sub> < +105 °C	1.18	1.21	1.24	V
T <sub>S_vrefint</sub> <sup>(1)</sup>	ADC sampling time when reading the internal reference voltage	-	10	-	-	μs
V <sub>REFINT_s</sub> <sup>(2)</sup>	Internal reference voltage spread over the temperature range	V <sub>DD</sub> = 3V ± 10mV	-	3	5	mV



<sup>2.</sup> Guaranteed by design.

<sup>2.</sup> Shortest sampling time can be determined in the application by multiple iterations.

Table 81. internal reference voltage (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>Coeff</sub> <sup>(2)</sup>	Temperature coefficient	-	-	30	50	ppm/°C
t <sub>START</sub> <sup>(2)</sup>	Startup time	-	-	6	10	μs

- 1. Shortest sampling time can be determined in the application by multiple iterations.
- 2. Guaranteed by design.

Table 82. Internal reference voltage calibration values

Symbol	Parameter	Memory address
V <sub>REFIN_CAL</sub>	Raw data acquired at temperature of 30 °C <sub>VDDA</sub> = 3.3 V	0x1FF0 F44A - 0x1FF0 F44B

# 6.3.28 DAC electrical characteristics

**Table 83. DAC characteristics** 

Symbol	Parai	meter	Min	Тур	Max	Unit	Comments
V <sub>DDA</sub>	Analog supply	voltage	1.7 <sup>(1)</sup>	-	3.6	V	-
V <sub>REF+</sub>	Reference supply voltage Ground		1.7 <sup>(1)</sup>	-	3.6	V	V <sub>REF+</sub> ≤V <sub>DDA</sub>
V <sub>SSA</sub>			0	-	0	V	-
R <sub>LOAD</sub> <sup>(2)</sup>	Resistive load		5	-	-	kO	
KLOAD'	with buffer ON	Connected to V <sub>DDA</sub>	25	-	-	kΩ	-
R <sub>O</sub> <sup>(2)</sup>	Impedance output with buffer OFF		-	-	15	kΩ	When the buffer is OFF, the Minimum resistive load between DAC_OUT and $V_{SS}$ to have a 1% accuracy is 1.5 M $\Omega$
C <sub>LOAD</sub> <sup>(2)</sup>	Capacitive load		-	-	50	pF	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).
DAC_OUT min <sup>(2)</sup>	with buffer ON		0.2	-	-	٧	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code
DAC_OUT max <sup>(2)</sup>			-	-	V <sub>DDA</sub> - 0.2	٧	$(0x0E0)$ to $(0xF1C)$ at $V_{REF+} = 3.6 \text{ V}$ and $(0x1C7)$ to $(0xE38)$ at $V_{REF+} = 1.7 \text{ V}$
DAC_OUT min <sup>(2)</sup>	Lower DAC_O with buffer OF		-	0.5	-	mV	It gives the maximum output excursion of
DAC_OUT max <sup>(2)</sup>	Higher DAC_C with buffer OF		-	-	V <sub>REF+</sub> - 1LSB	٧	the DAC.



Table 83. DAC characteristics (continued)

Symbol	Parameter	Min	Тур	Max	Unit	Comments
I <sub>VREF+</sub> (4)	DAC DC V <sub>REF</sub> current consumption in quiescent	-	170	240	μA	With no load, worst code (0x800) at V <sub>REF+</sub> = 3.6 V in terms of DC consumption on the inputs
VREF+`´	mode (Standby mode)	-	50	75	μ	With no load, worst code (0xF1C) at V <sub>REF+</sub> = 3.6 V in terms of DC consumption on the inputs
40	DAC DC V <sub>DDA</sub> current	-	280	380	μΑ	With no load, middle code (0x800) on the inputs
I <sub>DDA</sub> <sup>(4)</sup>	consumption in quiescent mode <sup>(3)</sup>	-	475	625	μΑ	With no load, worst code (0xF1C) at V <sub>REF+</sub> = 3.6 V in terms of DC consumption on the inputs
DNL <sup>(4)</sup>	Differential non linearity Difference between two	-	-	±0.5	LSB	Given for the DAC in 10-bit configuration.
	consecutive code-1LSB)	-	-	±2	LSB	Given for the DAC in 12-bit configuration.
	Integral non linearity	-	-	±1	LSB	Given for the DAC in 10-bit configuration.
INL <sup>(4)</sup>	(difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)	-	-	±4	LSB	Given for the DAC in 12-bit configuration.
	Offset error	-	-	±10	mV	Given for the DAC in 12-bit configuration
Offset <sup>(4)</sup>	(difference between measured value at Code (0x800) and the ideal value = V <sub>REF+</sub> /2)	-	-	±3	LSB	Given for the DAC in 10-bit at $V_{REF+} = 3.6 \text{ V}$
		-	ı	±12	LSB	Given for the DAC in 12-bit at $V_{REF+} = 3.6 \text{ V}$
Gain error <sup>(4)</sup>	Gain error	-	-	±0.5	%	Given for the DAC in 12-bit configuration
t <sub>SETTLING</sub> <sup>(4)</sup>	Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±4LSB	-	3	6	μs	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$
THD <sup>(4)</sup>	Total Harmonic Distortion Buffer ON	-	-	-	dB	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$
Update rate <sup>(2)</sup>	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)	-	-	1	MS/s	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$

Symbol	Parameter	Min	Тур	Max	Unit	Comments
t <sub>WAKEUP</sub> <sup>(4)</sup>	Wakeup time from off state (Setting the ENx bit in the DAC Control register)	-	6.5	10		$C_{LOAD} \le 50$ pF, $R_{LOAD} \ge 5$ k $\Omega$ input code between lowest and highest possible ones.
PSRR+ (2)	Power supply rejection ratio (to V <sub>DDA</sub> ) (static DC measurement)	-	-67	-40	dB	No R <sub>LOAD</sub> , C <sub>LOAD</sub> = 50 pF

Table 83. DAC characteristics (continued)

- V<sub>DDA</sub> minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 3.18.2: Internal reset OFF).
- 2. Guaranteed by design.
- The quiescent mode corresponds to a state where the DAC maintains a stable output level to ensure that no dynamic consumption occurs.
- 4. Guaranteed by characterization results.

Buffered/Non-buffered DAC Buffer(1) DAC\_OUTx 12-bit digital to analog converter ai17157V3

Figure 45. 12-bit buffered /non-buffered DAC

1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC\_CR register.

#### 6.3.29 **Communications interfaces**

## I<sup>2</sup>C interface characteristics

The I<sup>2</sup>C interface meets the timings requirements of the I<sup>2</sup>C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s.
- Fast-mode Plus (Fm+): with a bit rate up to 1Mbit/s.

The I<sup>2</sup>C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to RM0410 reference manual) and when the I2CCLK frequency is greater than the minimum shown in the table below:



Symbol	Parameter	Condition Standard-mode -		Min	Unit	
		Standard-mode	-	2		
		Fast-mode	Analog filter ON DNF=0	8		
f(I2CCLK)	I2CCLK frequency	rast-mode	Analog filter OFF DNF=1	9	MHz	
		Fast-mode Plus	Analog filter ON DNF=0	16		
		i ast-mode rius	Analog filter OFF DNF=1	16	16	

Table 84. Minimum I2CCLK frequency in all I2C modes

The SDA and SCL I/O requirements are met with the following restrictions:

- The SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V<sub>DD</sub> is disabled, but is still present.
- The 20mA output drive requirement in Fast-mode Plus is not supported. This limits the maximum load Cload supported in Fm+, which is given by these formulas:

 $Tr(SDA/SCL)=0.8473xR_pxC_{load}$  $R_p(min)=(VDD-V_{OL}(max))/I_{OL}(max)$ 

Where Rp is the I2C lines pull-up. Refer to *Section 6.3.20: I/O port characteristics* for the I2C I/Os characteristics.

All I<sup>2</sup>C SDA and SCL I/Os embed an analog filter. Refer to *Table 85* for the analog filter characteristics:

Table 85. I2C analog filter characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>AF</sub>	Maximum pulse width of spikes that are suppressed by the analog filter	50 <sup>(2)</sup>	70 <sup>(3)</sup>	ns

- 1. Guaranteed by characterization results.
- 2. Spikes with widths below t<sub>AF(min)</sub> are filtered.
- 3. Spikes with widths above  $t_{AF(max)}$  are not filtered.

#### **SPI** interface characteristics

Unless otherwise specified, the parameters given in *Table 86* for the SPI interface are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 17*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 86. SPI dynamic characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode SPI1,4,5,6 2.7≤VDD≤3.6			54 <sup>(2)</sup>	
		Master mode SPI1,4,5,6 1.71≤VDD≤3.6			27	
		Master transmitter mode SPI1,4,5,6 1.71≤VDD≤3.6			54	
f <sub>SCK</sub>	SPI clock frequency	Slave receiver mode SPI1,4,5,6 1.71≤VDD≤3.6		54	MHz	
"C(SCK)		Slave mode transmitter/full duplex SPI1,4,5,6 2.7≤VDD≤3.6			50 <sup>(3)</sup>	
		Slave mode transmitter/full duplex SPI1,4,5,6 1.71≤VDD≤3.6			37 <sup>(3)</sup>	
		Master & Slave mode SPI2,3 1.71≤VDD≤3.6			27	
tsu(NSS)	NSS setup time	Slave mode, SPI presc = 2	4*T <sub>PLCK</sub>	-	-	
th(NSS)	NSS hold time	Slave mode, SPI presc = 2	2*T <sub>PLCK</sub>	-	-	ns
tw(SCKH) tw(SCKL)	SCK high and low time	Master mode	T <sub>PLCK</sub> - 2	T <sub>PLCK</sub>	T <sub>PLCK</sub> + 2	110



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
tsu(MI)	Data input setup time	Master mode	5 10 <sup>(4)</sup>	-	-	
tsu(SI)		Slave mode	4.5	-	-	
th(MI)	Data input hold time	Master mode	2 0 <sup>(4)</sup>	-	-	
th(SI)		Slave mode	2	-	-	
ta(SO)	Data output access time	Slave mode	7	-	21	
tdis(SO)	Data output disable time	Slave mode	5	-	12	ns
tv(SO)		Slave mode 2.7≤VDD≤3.6V	-	6.5	10	
10(30)	Data output valid time	Slave mode 1.71≤VDD≤3.6V	-	6.5	13.5	
tv(MO)		Master mode	-	2	6	
th(SO)	Data output hold time	Slave mode 1.71≤VDD≤3.6V	4.5	-	-	
th(MO)		Master mode	0	-	-	

Table 86. SPI dynamic characteristics<sup>(1)</sup> (continued)

- 1. Guaranteed by characterization results.
- 2. Excepting SPI1 with SCK IO pin mapped on PA5. In this configuration, Maximum achievable frequency is 40MHz.
- Maximum Frequency of Slave Transmitter is determined by sum of Tv(SO) and Tsu(MI) intervals which has to fit into SCK level phase preceding the SCK sampling edge. This value can be achieved when it communicates with a Master having Tsu(MI)=0 while signal Duty(SCK)=50%.
- 4. Only for SPI6.




Figure 46. SPI timing diagram - slave mode and CPHA = 0




Figure 47. SPI timing diagram - slave mode and CPHA = 1<sup>(1)</sup>

1. Measurement points are done at  $0.5V_{DD}$  and with external  $C_L$  = 30 pF.




Figure 48. SPI timing diagram - master mode<sup>(1)</sup>

1. Measurement points are done at  $0.5V_{DD}$  and with external  $C_L$  = 30 pF.

#### I<sup>2</sup>S interface characteristics

Unless otherwise specified, the parameters given in Table 87 for the I<sup>2</sup>S interface are derived from tests performed under the ambient temperature, f<sub>PCLKX</sub> frequency and V<sub>DD</sub> supply voltage conditions summarized in *Table 17*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output alternate function characteristics (CK, SD, WS).

**Symbol Parameter Conditions** Min Max Unit 256xFs<sup>(2)</sup> I2S Main clock output 256x8K MHz  $f_{MCK}$ Master data 64xFs I2S clock frequency MHz  $f_{CK}$ Slave data 64xFs I2S clock frequency duty cycle Slave receiver 30 70 %  $D_{CK}$ WS valid time Master mode \_ 3  $t_{v(WS)}$ WS hold time Master mode 0 t<sub>h(WS)</sub> Slave mode 5 WS setup time t<sub>su(WS)</sub> WS hold time Slave mode 2 t<sub>h(WS)</sub> Master receiver 2.5 t<sub>su(SD MR)</sub> Data input setup time Slave receiver 2.5 t<sub>su(SD\_SR)</sub> ns Master receiver 3.5 \_ th(SD MR) Data input hold time 2 Slave receiver th(SD SR) Slave transmitter (after enable edge) \_ 12  $t_{v(SD\_ST)}$ Data output valid time Master transmitter (after enable edge) 3

Table 87. I<sup>2</sup>S dynamic characteristics<sup>(1)</sup>

Data output hold time

Note:

t<sub>v(SD MT)</sub>

t<sub>h(SD ST)</sub>

t<sub>h(SD\_MT)</sub>

Refer to RM0410 reference manual I2S section for more details about the sampling frequency ( $F_S$ ).  $f_{MCK}$ ,  $f_{CK}$ , and  $D_{CK}$  values reflect only the digital peripheral behavior. The values of these parameters might be slightly impacted by the source clock precision. D<sub>CK</sub> depends mainly on the value of ODD bit. The digital contribution leads to a minimum value of (I2SDIV/(2\*I2SDIV+ODD) and a maximum value of (I2SDIV+ODD)/(2\*I2SDIV+ODD).  $F_S$ maximum value is supported for each mode/condition.

Slave transmitter (after enable edge)

Master transmitter (after enable edge)

5

0

<sup>1.</sup> Guaranteed by characterization results.

<sup>2.</sup> The maximum value of 256xFs is 49.152 MHz (APB1 maximum frequency).




Figure 49. I<sup>2</sup>S slave timing diagram (Philips protocol)<sup>(1)</sup>

LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 50. I<sup>2</sup>S master timing diagram (Philips protocol)<sup>(1)</sup>

LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

4

#### **JATG/SWD** characteristics

Unless otherwise specified, the parameters given in *Table 88* for JTAG/SWD are derived from tests performed under the ambient temperature, f<sub>HCLK</sub> frequency and VDD supply voltage conditions summarized in *Table 17*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C=30 pF
- Measurement points are performed at CMOS levels: 0.5V<sub>DD</sub>

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output alternate function characteristics (SCK,SD,WS).

Table 88. Dynamics characteristics: JTAG characteristics


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
F <sub>pp</sub>		2.7V <vdd< 3.6v<="" td=""><td>-</td><td>-</td><td>40</td><td></td></vdd<>	-	-	40	
1/t <sub>c(TCK)</sub>	TCK clock frequency	1.71 <vdd< 3.6v<="" td=""><td>1</td><td>1</td><td>35</td><td>MHz</td></vdd<>	1	1	35	MHz
t <sub>w(TCKH)</sub>	SCK high and low time	-	T <sub>PCLK</sub> - 1	T <sub>PCLK</sub>	T <sub>PCLK</sub> + 1	
t <sub>w(TCKL)</sub>	o o o o o o o o o o o o o o o o o o o	,		FOLK	· FCLK	
t <sub>su(TMS)</sub>	TMS input setup time	-	3	1	-	
t <sub>h(TMS)</sub>	TMS input hold time	-	0	-	-	
t <sub>su(TDI)</sub>	TDI input setup time	-	0.5	-	-	ns
t <sub>h(TDI)</sub>	TDI input hold time	-	2	-	-	
		2.7V <vdd< 3.6v<="" td=""><td>-</td><td>9</td><td>11</td><td></td></vdd<>	-	9	11	
t <sub>ov (TDO)</sub>	TDO output valid time	1.71 <vdd< 3.6v<="" td=""><td>-</td><td>9</td><td>13</td><td></td></vdd<>	-	9	13	
t <sub>oh(TDO)</sub>	TDO output hold time	-	7.5	-	-	

Table 89. Dynamics characteristics: SWD characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
F <sub>pp</sub>		2.7V <vdd< 3.6v<="" td=""><td>-</td><td>-</td><td>80</td><td></td></vdd<>	-	-	80	
1/t <sub>c(SWCLK)</sub>	SWCLK clock frequency	1.71 <vdd< 3.6v<="" td=""><td>-</td><td>-</td><td>50</td><td>MHz</td></vdd<>	-	-	50	MHz
t <sub>w(SWCLKH)</sub>	SCK high and low time	_	T <sub>PCLK</sub> - 1	T <sub>PCLK</sub>	T <sub>PCLK</sub> + 1	
t <sub>w(SWCLKL)</sub>	Corvingir and low time		PCLK .	POLK	POLK	
t <sub>su(SWDIO)</sub>	SWDIO input setup time	-	3.5	-	-	
t <sub>h(SWDIO)</sub>	SWDIO input hold time	-	0	-	-	ns
		2.7V <vdd< 3.6v<="" td=""><td>-</td><td>11</td><td>12</td><td></td></vdd<>	-	11	12	
t <sub>ov</sub> (SWDIO)	SWDIO output valid time	1.71 <vdd< 3.6v<="" td=""><td>-</td><td>11</td><td>16.5</td><td></td></vdd<>	-	11	16.5	
t <sub>oh(SWDIO)</sub>	SWDIO output hold time	-	9	-	-	

### JTAG/SWD timing diagrams

Figure 51. JTAG timing diagram






Figure 52. SWD timing diagram

#### **SAI** characteristics:

Unless otherwise specified, the parameters given in *Table 90* for SAI are derived from tests performed under the ambient temperature, f<sub>PCLKx</sub> frequency and VDD supply voltage conditions summarized in *Table 17*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C=30 pF
- Measurement points are performed at CMOS levels: 0.5V<sub>DD</sub>

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output alternate function characteristics (SCK,SD,WS).

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>MCK</sub>	SAI Main clock output	-	256 x 8K	256xFs	MHz
Е	SAI clock frequency <sup>(2)</sup>	Master data: 32 bits	-	128xFs <sup>(3)</sup>	MHz
F <sub>CK</sub>	SAI Clock frequency.	Slave data: 32 bits	-	128xFs	IVIITZ
	FS valid time	Master mode 2.7≤VDD≤3.6V	-	15	
t <sub>v(FS)</sub>	r 3 valid tillle	Master mode 1.71≤VDD≤3.6V	-	20	
t <sub>su(FS)</sub>	FS setup time	Slave mode	7	-	
	FS hold time	Master mode	1	-	ns
t <sub>h(FS)</sub>	rs noid time	Slave mode	1	-	
t <sub>su(SD_A_MR)</sub>	Data input satur time	Master receiver	3	-	
t <sub>su(SD_B_SR)</sub>	Data input setup time	Slave receiver	3.5	-	
t <sub>h(SD_A_MR)</sub>	Data input hold time	Master receiver	5	-	
t <sub>h(SD_B_SR)</sub>	Data input noid time	Slave receiver	1	-	


Table 90. SAI characteristics<sup>(1)</sup>

Table 90. SAI characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Max	Unit
+	Data output valid time	Slave transmitter (after enable edge) 2.7≤VDD≤3.6V	-	12	
t <sub>v(SD_B_ST)</sub>	Data output valid time	Slave transmitter (after enable edge) 1.71≤VDD≤3.6V	-	20	
t <sub>h(SD_B_MT)</sub>	Data output hold time Slave transmitter (after enable edge)		5	-	20
4	Data output valid time	Master transmitter (after enable edge) 2.7≤VDD≤3.6V	-	15	ns
<sup>t</sup> v(SD_MT)_A	Data output valid time	Master transmitter (after enable edge) 1.71≤VDD≤3.6V	-	20	
t <sub>h(SD_A_MT)</sub>	Data output hold time	Master transmitter (after enable edge)	5	-	

- 1. Guaranteed by characterization results.
- 2. APB clock frequency must be at least twice SAI clock frequency.
- 3. With F<sub>S</sub>=192kHz.

Figure 53. SAI master timing waveforms






Figure 54. SAI slave timing waveforms

## **USB OTG full speed (FS) characteristics**

This interface is present in both the USB OTG HS and USB OTG FS controllers.

Table 91. USB OTG full speed startup time

Symbol	Parameter	Max	Unit
t <sub>STARTUP</sub> <sup>(1)</sup>	USB OTG full speed transceiver startup time	1	μs

<sup>1.</sup> Guaranteed by design.

Table 92. USB OTG full speed DC electrical characteristics

Symbol		Parameter	Conditions	Min. (1)	Тур.	Max. (1)	Unit
	V <sub>DDUSB</sub>	USB OTG full speed transceiver operating voltage	-	3.0 <sup>(2)</sup>	-	3.6	V
Input levels	V <sub>DI</sub> <sup>(3)</sup>	Differential input sensitivity	I(USB_FS_DP/DM, USB_HS_DP/DM)	0.2	-	-	
ieveis	V <sub>CM</sub> <sup>(3)</sup>	Differential common mode range	Includes V <sub>DI</sub> range	0.8	-	2.5	V
	V <sub>SE</sub> <sup>(3)</sup>	Single ended receiver threshold	-	1.3	-	2.0	
Output	V <sub>OL</sub>	Static output level low	$R_L$ of 1.5 k $\Omega$ to 3.6 $V^{(4)}$	ı	-	0.3	V
levels	$V_{OH}$	Static output level high	$R_L$ of 15 k $\Omega$ to $V_{SS}^{(4)}$	2.8	-	3.6	V

Symbol	Parameter	Conditions	Min. (1)	Тур.	Max. (1)	Unit
R <sub>PD</sub>	PA11, PA12, PB14, PB15 (USB_FS_DP/DM, USB_HS_DP/DM)	V -V	17	21	24	
	PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS)	$V_{IN} = V_{DD}$	2.4	5.2	8	kΩ
	PA12, PB15 (USB_FS_DP, USB_HS_DP)	$V_{IN} = V_{SS}$	1.5	1.8	2.1	
R <sub>PU</sub>	PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS)	$V_{IN} = V_{SS}$	0.55	0.95	1.35	

Table 92. USB OTG full speed DC electrical characteristics (continued)

- 1. All the voltages are measured from the local ground potential.
- 2. The USB OTG full speed transceiver functionality is ensured down to 2.7 V but not the full USB full speed electrical characteristics which are degraded in the 2.7-to-3.0 V V<sub>DDUSB</sub> voltage range.
- 3. Guaranteed by design.
- 4. R<sub>L</sub> is the load connected on the USB OTG full speed drivers.

When VBUS sensing feature is enabled, PA9 and PB13 should be left at their default state (floating input), not as alternate function. A typical 200 µA current consumption of the sensing block (current to voltage conversion to determine the different sessions) can be observed on PA9 and PB13 when the feature is enabled.

Figure 55. USB OTG full speed timings: definition of data signal rise and fall time

Table 93. USB OTG full speed electrical characteristics<sup>(1)</sup>

	Driver characteristics						
Symbol	Parameter	Conditions	Min	Max	Unit		
t <sub>r</sub>	Rise time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns		
t <sub>f</sub>	Fall time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns		
t <sub>rfm</sub>	Rise/ fall time matching	t <sub>r</sub> /t <sub>f</sub>	90	110	%		
V <sub>CRS</sub>	Output signal crossover voltage	-	1.3	2.0	V		
Z <sub>DRV</sub>	Output driver impedance <sup>(3)</sup>	Driving high or low	28	44	Ω		

1. Guaranteed by design.



Note:

DS11532 Rev 8 185/256

- Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).
- 3. No external termination series resistors are required on DP (D+) and DM (D-) pins since the matching impedance is included in the embedded driver.

#### **USB** high speed (HS) characteristics

Unless otherwise specified, the parameters given in *Table 96* for ULPI are derived from tests performed under the ambient temperature,  $f_{HCLK}$  frequency summarized in *Table 95* and  $V_{DD}$  supply voltage conditions summarized in *Table 94*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11, unless otherwise specified
- Capacitive load C = 20 pF, unless otherwise specified
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>.

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output characteristics.

Table 94. USB HS DC electrical characteristics

Symb	ol	Parameter	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit
Input level	$V_{DD}$	USB OTG HS operating voltage	1.7	3.6	V

<sup>1.</sup> All the voltages are measured from the local ground potential.

Table 95. USB HS clock timing parameters<sup>(1)</sup>

Symbol	Parameter		Min	Тур	Max	Unit
-	f <sub>HCLK</sub> value to guarantee proper operation of USB HS interface		30	-	-	MHz
F <sub>START_8BIT</sub>	Frequency (first transition)	8-bit ±10%	54	60	66	MHz
F <sub>STEADY</sub>	Frequency (steady state) ±500	ppm	59.97	60	60.03	MHz
D <sub>START_8BIT</sub>	Duty cycle (first transition)	8-bit ±10%	40	50	60	%
D <sub>STEADY</sub>	Duty cycle (steady state) ±500	ppm	49.975	50	50.025	%
t <sub>STEADY</sub>	Time to reach the steady state duty cycle after the first transiti		-	-	1.4	ms
t <sub>START_DEV</sub>	Clock startup time after the	Peripheral	-	-	5.6	mo
t <sub>START_HOST</sub>	de-assertion of SuspendM	Host	-	i	-	ms
t <sub>PREP</sub>	PHY preparation time after the of the input clock	first transition	-	-	-	μs

<sup>1.</sup> Guaranteed by design.




Figure 56. ULPI timing diagram

Table 96. Dynamic characteristics: USB ULPI<sup>(1)</sup>

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
t <sub>SC</sub>	Control in (ULPI_DIR, ULPI_NXT) setup time	-	2	-	-	
t <sub>HC</sub>	Control in (ULPI_DIR, ULPI_NXT) hold time	-	1.5	-	-	
t <sub>SD</sub>	Data in setup time	-	2	-	-	
t <sub>HD</sub>	Data in hold time	-	1	-	-	
		$2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V},$ $C_L = 20 \text{ pF}$	-	6.5	8	ns
t <sub>DC</sub> /t <sub>DD</sub>	Data/control output delay	-	-			
		$1.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V},$ $C_L = 15 \text{ pF}$	-	6.5	11	

<sup>1.</sup> Guaranteed by characterization results.

#### **Ethernet characteristics**

Unless otherwise specified, the parameters given in *Table 97*, *Table 98* and *Table 99* for SMI, RMII and MII are derived from tests performed under the ambient temperature, f<sub>HCLK</sub> frequency summarized in *Table 17*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 20 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>.

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output characteristics.

*Table 97* gives the list of Ethernet MAC signals for the SMI (station management interface) and *Figure 57* shows the corresponding timing diagram.



tMDC ETH\_MDC td(MDIO) → ETH\_MDIO(O) tsu(MDIO) th(MDIO) ETH\_MDIO(I) MS31384V1

Figure 57. Ethernet SMI timing diagram

Table 97. Dynamics characteristics: Ethernet MAC signals for SMI<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>MDC</sub>	MDC cycle time(2.38 MHz)	400	400	403	
T <sub>d(MDIO)</sub>	Write data valid time	T <sub>HCLK</sub> + 1	T <sub>HCLK</sub> + 1.5	T <sub>HCLK</sub> + 3	ns
t <sub>su(MDIO)</sub>	Read data setup time	12.5	-	-	115
t <sub>h(MDIO)</sub>	Read data hold time	0	-	-	

<sup>1.</sup> Guaranteed by characterization results.

Table 98 gives the list of Ethernet MAC signals for the RMII and Figure 58 shows the corresponding timing diagram.

Figure 58. Ethernet RMII timing diagram RMII\_REF\_CLK t<sub>d</sub>(TXEN) td(TXD) RMII TX EN RMII\_TXD[1:0] tsu(RXD) tih(RXD) tih(CRS) t<sub>su(CRS)</sub> RMII\_RXD[1:0] RMII\_CRS\_DV ai15667b

,							
Symbol	Parameter	Min	Тур	Max	Unit		
t <sub>su(RXD)</sub>	Receive data setup time	1	-	-			
t <sub>ih(RXD)</sub>	Receive data hold time	2	-	-			
t <sub>su(CRS)</sub>	Carrier sense setup time	2	-	-			
t <sub>ih(CRS)</sub>	Carrier sense hold time	2	-	-	- ns		
t <sub>d(TXEN)</sub>	Transmit enable valid delay time	7.5	8	12			
t <sub>d(TXD)</sub>	Transmit data valid delay time	7	7.5	12.5			

Table 98. Dynamics characteristics: Ethernet MAC signals for RMII<sup>(1)</sup>

*Table 99* gives the list of Ethernet MAC signals for MII and *Figure 58* shows the corresponding timing diagram.




Figure 59. Ethernet MII timing diagram

Table 99. Dynamics characteristics: Ethernet MAC signals for MII<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>su(RXD)</sub>	Receive data setup time	1	-	-	
t <sub>ih(RXD)</sub>	Receive data hold time	2.5	-	-	
t <sub>su(DV)</sub>	Data valid setup time	1.5	-	-	
t <sub>ih(DV)</sub>	Data valid hold time	0.5	-	-	ns
t <sub>su(ER)</sub>	Error setup time	2.5	-	·	115
t <sub>ih(ER)</sub>	Error hold time	0.5	-	-	
t <sub>d(TXEN)</sub>	Transmit enable valid delay time	8	10	13	
t <sub>d(TXD)</sub>	Transmit data valid delay time	7.5	9	13	

4

DS11532 Rev 8 189/256

<sup>1.</sup> Guaranteed by characterization results.

1. Guaranteed by characterization results.

**Symbol Parameter** Min Max Unit Typ 40 MHz  $F_{sDC}$ Management Data clock 7 Management Data input/output output valid time 8 20 t<sub>d(MDIO)</sub> Management Data input/output setup time 4 ns t<sub>su(MDIO)</sub> Management Data input/output hold time 1 t<sub>h(MDIO)</sub>

Table 100. MDIO Slave timing parameters

The MDIO controller is mapped on APB2 domain. The frequency of the APB bus should at least 1.5 times the MDC frequency:  $F_{PCLK2} \ge 1.5 * F_{MDC}$ 




Figure 60. MDIO Slave timing diagram

#### CAN (controller area network) interface

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output alternate function characteristics (CANx\_TX and CANx\_RX).

### 6.3.30 FMC characteristics

Unless otherwise specified, the parameters given in *Table 101* to *Table 114* for the FMC interface are derived from tests performed under the ambient temperature,  $f_{HCLK}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 17*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output characteristics.

#### Asynchronous waveforms and timings

Figure 61 through Figure 64 represent asynchronous waveforms and Table 101 through Table 108 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- AddressSetupTime = 0x1
- AddressHoldTime = 0x1
- DataSetupTime = 0x1 (except for asynchronous NWAIT mode, DataSetupTime = 0x5)
- BusTurnAroundDuration = 0x0
- Capcitive load CL = 30 pF

In all timing tables, the T<sub>HCLK</sub> is the HCLK clock period

 $t_{w(NE)}$ FMC NE t<sub>w(NOE)</sub> -th(NE NOE) t<sub>v(NOE NE)</sub> FMC\_NOE FMC\_NWE t<sub>v(A\_NE)</sub> t<sub>h(A\_NOE)</sub> FMC\_A[25:0] Address t<sub>h(BL\_NOE)</sub> FMC\_NBL[1:0] – t <sub>h(Data\_NE)</sub> t<sub>su(Data\_NOE)</sub>th(Data NOE) t<sub>su(Data NE)</sub> Data FMC\_D[15:0] t<sub>v</sub>(NADV\_NE)  $t_{w(NADV)}$ FMC\_NADV (1) FMC\_NWAIT -th(NE\_NWAIT) tsu(NWAIT\_NE) MS32753V1

Figure 61. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms

1. Mode 2/B, C and D only. In Mode 1, FMC\_NADV is not used.



Table 101. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	2T <sub>HCLK</sub> - 1	2 T <sub>HCLK</sub> +1	
t <sub>v(NOE_NE)</sub>	FMC_NEx low to FMC_NOE low	0	0.5	
t <sub>w(NOE)</sub>	FMC_NOE low time	2T <sub>HCLK</sub> - 1	2T <sub>HCLK</sub> + 1	
t <sub>h(NE_NOE)</sub>	FMC_NOE high to FMC_NE high hold time	0	-	
t <sub>v(A_NE)</sub>	FMC_NEx low to FMC_A valid	-	0.5	
t <sub>h(A_NOE)</sub>	Address hold time after FMC_NOE high	0	-	
t <sub>v(BL_NE)</sub>	FMC_NEx low to FMC_BL valid	-	0.5	ns
t <sub>h(BL_NOE)</sub>	FMC_BL hold time after FMC_NOE high	0	-	113
t <sub>su(Data_NE)</sub>	Data to FMC_NEx high setup time	T <sub>HCLK</sub> - 1	-	
t <sub>su(Data_NOE)</sub>	Data to FMC_NOEx high setup time	T <sub>HCLK</sub> - 1	-	
t <sub>h(Data_NOE)</sub>	Data hold time after FMC_NOE high	0	-	
t <sub>h(Data_NE)</sub>	Data hold time after FMC_NEx high	0	-	
t <sub>v(NADV_NE)</sub>	FMC_NEx low to FMC_NADV low	-	0	
t <sub>w(NADV)</sub>	FMC_NADV low time	-	T <sub>HCLK</sub> + 1	

<sup>1.</sup>  $C_L = 30 pF$ .

Table 102. Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	7T <sub>HCLK</sub> +1	7T <sub>HCLK</sub> +1	
t <sub>w(NOE)</sub>	FMC_NWE low time	5T <sub>HCLK</sub> −1	5T <sub>HCLK</sub> +1	ns
t <sub>w(NWAIT)</sub>	FMC_NWAIT low time	T <sub>HCLK</sub> -0.5	-	110
t <sub>su(NWAIT_NE)</sub>	FMC_NWAIT valid before FMC_NEx high	5T <sub>HCLK</sub> +1.5	-	
t <sub>h(NE_NWAIT)</sub>	FMC_NEx hold time after FMC_NWAIT invalid	4T <sub>HCLK</sub> +1	-	

<sup>1.</sup> Guaranteed by characterization results.

<sup>2.</sup> Guaranteed by characterization results.




Figure 62. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms

1. Mode 2/B, C and D only. In Mode 1, FMC\_NADV is not used.

Table 103. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	3T <sub>HCLK</sub> - 1	3T <sub>HCLK</sub> + 1	
t <sub>v(NWE_NE)</sub>	FMC_NEx low to FMC_NWE low	T <sub>HCLK</sub> - 1	T <sub>HCLK</sub> + 0.5	
t <sub>w(NWE)</sub>	FMC_NWE low time	T <sub>HCLK</sub> - 1.5	T <sub>HCLK</sub> + 0.5	
t <sub>h(NE_NWE)</sub>	FMC_NWE high to FMC_NE high hold time	T <sub>HCLK</sub>	-	
t <sub>v(A_NE)</sub>	FMC_NEx low to FMC_A valid	-	0	
t <sub>h(A_NWE)</sub>	Address hold time after FMC_NWE high	T <sub>HCLK</sub> - 0.5	-	ns
t <sub>v(BL_NE)</sub>	FMC_NEx low to FMC_BL valid	-	0.5	115
t <sub>h(BL_NWE)</sub>	FMC_BL hold time after FMC_NWE high	T <sub>HCLK</sub> - 0.5	-	
t <sub>v(Data_NE)</sub>	Data to FMC_NEx low to Data valid	-	T <sub>HCLK</sub> + 2	
t <sub>h(Data_NWE)</sub>	Data hold time after FMC_NWE high	T <sub>HCLK</sub> +0.5	-	
t <sub>v(NADV_NE)</sub>	FMC_NEx low to FMC_NADV low	-	0	
t <sub>w(NADV)</sub>	FMC_NADV low time	-	T <sub>HCLK</sub> + 1	

1. Guaranteed by characterization results.



Table 104. Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	8T <sub>HCLK</sub> - 1	8T <sub>HCLK</sub> + 1	
t <sub>w(NWE)</sub>	FMC_NWE low time	6T <sub>HCLK</sub> - 1.5	6T <sub>HCLK</sub> + 0.5	ns
t <sub>su(NWAIT_NE)</sub>	FMC_NWAIT valid before FMC_NEx high	6T <sub>HCLK</sub> - 1	-	113
t <sub>h(NE_NWAIT)</sub>	FMC_NEx hold time after FMC_NWAIT invalid	4T <sub>HCLK</sub> + 2	-	

<sup>1.</sup> Guaranteed by characterization results.

Figure 63. Asynchronous multiplexed PSRAM/NOR read waveforms




Table 105. Asynchronous multiplexed PSRAM/NOR read timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	3T <sub>HCLK</sub> - 1	3T <sub>HCLK</sub> + 1	
t <sub>v(NOE_NE)</sub>	FMC_NEx low to FMC_NOE low	2T <sub>HCLK</sub>	2T <sub>HCLK</sub> + 0.5	
t <sub>tw(NOE)</sub>	FMC_NOE low time	T <sub>HCLK</sub> - 1	T <sub>HCLK</sub> + 1	
t <sub>h(NE_NOE)</sub>	FMC_NOE high to FMC_NE high hold time	0	-	
t <sub>v(A_NE)</sub>	FMC_NEx low to FMC_A valid	-	0.5	
t <sub>v(NADV_NE)</sub>	FMC_NEx low to FMC_NADV low	0	0.5	
t <sub>w(NADV)</sub>	FMC_NADV low time	T <sub>HCLK</sub> - 0.5	T <sub>HCLK</sub> +1	
t <sub>h(AD_NADV)</sub>	FMC_AD(address) valid hold time after FMC_NADV high)	T <sub>HCLK</sub> + 0.5	-	ns
t <sub>h(A_NOE)</sub>	Address hold time after FMC_NOE high	T <sub>HCLK</sub> - 0.5	-	
t <sub>h(BL_NOE)</sub>	FMC_BL time after FMC_NOE high	0	-	
t <sub>v(BL_NE)</sub>	FMC_NEx low to FMC_BL valid	-	0.5	
t <sub>su(Data_NE)</sub>	Data to FMC_NEx high setup time	T <sub>HCLK</sub> - 1	-	
t <sub>su(Data_NOE)</sub>	Data to FMC_NOE high setup time	T <sub>HCLK</sub> - 1	-	
t <sub>h(Data_NE)</sub>	Data hold time after FMC_NEx high	0	-	•
t <sub>h(Data_NOE)</sub>	Data hold time after FMC_NOE high	0	-	•

<sup>1.</sup> Guaranteed by characterization results.

Table 106. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	8T <sub>HCLK</sub> - 1	8T <sub>HCLK</sub> + 1	
t <sub>w(NOE)</sub>	FMC_NWE low time	5T <sub>HCLK</sub> - 1.5	5T <sub>HCLK</sub> + 0.5	ns
t <sub>su(NWAIT_NE)</sub>	FMC_NWAIT valid before FMC_NEx high	5T <sub>HCLK</sub> + 1.5	-	
t <sub>h(NE_NWAIT)</sub>	FMC_NEx hold time after FMC_NWAIT invalid	4T <sub>HCLK</sub> + 1	-	

<sup>1.</sup> Guaranteed by characterization results.




Figure 64. Asynchronous multiplexed PSRAM/NOR write waveforms

Table 107. Asynchronous multiplexed PSRAM/NOR write timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	4T <sub>HCLK</sub> - 1	4T <sub>HCLK</sub> + 1	
t <sub>v(NWE_NE)</sub>	FMC_NEx low to FMC_NWE low	T <sub>HCLK</sub> - 1	T <sub>HCLK</sub> + 0.5	
t <sub>w(NWE)</sub>	FMC_NWE low time	2T <sub>HCLK</sub> - 0.5	2T <sub>HCLK</sub> + 0.5	
t <sub>h(NE_NWE)</sub>	FMC_NWE high to FMC_NE high hold time	T <sub>HCLK</sub> - 0.5	-	
t <sub>v(A_NE)</sub>	FMC_NEx low to FMC_A valid	-	0	
t <sub>v(NADV_NE)</sub>	FMC_NEx low to FMC_NADV low	0	0.5	
t <sub>w(NADV)</sub>	FMC_NADV low time	T <sub>HCLK</sub>	T <sub>HCLK</sub> + 1	ns
t <sub>h(AD_NADV)</sub>	FMC_AD(adress) valid hold time after FMC_NADV high)	T <sub>HCLK</sub> - 0.5	-	
t <sub>h(A_NWE)</sub>	Address hold time after FMC_NWE high	T <sub>HCLK</sub> + 0.5	-	
t <sub>h(BL_NWE)</sub>	FMC_BL hold time after FMC_NWE high	T <sub>HCLK</sub> - 0.5	ı	
t <sub>v(BL_NE)</sub>	FMC_NEx low to FMC_BL valid	-	0.5	
t <sub>v(Data_NADV)</sub>	FMC_NADV high to Data valid	-	T <sub>HCLK</sub> + 2	
t <sub>h(Data_NWE)</sub>	Data hold time after FMC_NWE high	T <sub>HCLK</sub> + 0.5	-	

1. Guaranteed by characterization results.

Table 108. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	9T <sub>HCLK</sub> – 1	9T <sub>HCLK</sub> + 1	
t <sub>w(NWE)</sub>	FMC_NWE low time	7T <sub>HCLK</sub> – 0.5	7T <sub>HCLK</sub> + 0.5	ns
t <sub>su(NWAIT_NE)</sub>	FMC_NWAIT valid before FMC_NEx high	6T <sub>HCLK</sub> + 2	-	
t <sub>h(NE_NWAIT)</sub>	FMC_NEx hold time after FMC_NWAIT invalid	4T <sub>HCLK</sub> – 1	-	

<sup>1.</sup> Guaranteed by characterization results.

### Synchronous waveforms and timings

Figure 65 through Figure 68 represent synchronous waveforms and Table 109 through Table 112 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- BurstAccessMode = FMC\_BurstAccessMode\_Enable;
- MemoryType = FMC MemoryType CRAM;
- WriteBurst = FMC\_WriteBurst\_Enable;
- CLKDivision = 1;
- DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM
- CL = 30 pF on data and address lines. CL = 10 pF on FMC\_CLK unless otherwise specified.

In all the timing tables, the T<sub>HCLK</sub> is the HCLK clock period.

- For 2.7 V≤  $V_{DD}$  ≤ 3.6 V, maximum FMC\_CLK = 100 MHz at CL=20 pF or 90 MHz at CL=30 pF (on FMC\_CLK).
- For 1.71 V≤  $V_{DD}$ <2.7 V, maximum FMC\_CLK = 70 MHz at CL=10 pF (on FMC\_CLK).

4




Figure 65. Synchronous multiplexed NOR/PSRAM read timings

Table 109. Synchronous multiplexed NOR/PSRAM read timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FMC_CLK period	2T <sub>HCLK</sub> - 0.5	-	
t <sub>d(CLKL-NExL)</sub>	FMC_CLK low to FMC_NEx low (x=02)	-	2	
t <sub>d(CLKH_NExH)</sub>	FMC_CLK high to FMC_NEx high (x= 02)	T <sub>HCLK</sub> + 0.5	-	
t <sub>d(CLKL-NADVL)</sub>	FMC_CLK low to FMC_NADV low	-	1.	
t <sub>d(CLKL-NADVH)</sub>	FMC_CLK low to FMC_NADV high	0	-	
t <sub>d(CLKL-AV)</sub>	FMC_CLK low to FMC_Ax valid (x=1625)	-	2.5	
t <sub>d(CLKH-AIV)</sub>	FMC_CLK high to FMC_Ax invalid (x=1625)	T <sub>HCLK</sub>	-	
t <sub>d(CLKL-NOEL)</sub>	FMC_CLK low to FMC_NOE low	-	1.5	ns
t <sub>d(CLKH-NOEH)</sub>	FMC_CLK high to FMC_NOE high	T <sub>HCLK</sub> - 0.5	-	
t <sub>d(CLKL-ADV)</sub>	FMC_CLK low to FMC_AD[15:0] valid	-	3	
t <sub>d(CLKL-ADIV)</sub>	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
t <sub>su(ADV-CLKH)</sub>	FMC_A/D[15:0] valid data before FMC_CLK high	2.5	-	
t <sub>h(CLKH-ADV)</sub>	FMC_A/D[15:0] valid data after FMC_CLK high	2.5	-	
t <sub>su(NWAIT-CLKH)</sub>	FMC_NWAIT valid before FMC_CLK high	3	-	
t <sub>h(CLKH-NWAIT)</sub>	FMC_NWAIT valid after FMC_CLK high	2.5	-	

<sup>1.</sup> Guaranteed by characterization results.



199/256




Figure 66. Synchronous multiplexed PSRAM write timings

Ty/

Table 110. Synchronous multiplexed PSRAM write timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FMC_CLK period	2T <sub>HCLK</sub> - 0.5	-	
t <sub>d(CLKL-NExL)</sub>	FMC_CLK low to FMC_NEx low (x=02)	-	2	
t <sub>d(CLKH-NExH)</sub>	FMC_CLK high to FMC_NEx high (x= 02)	T <sub>HCLK</sub> + 0.5	-	
t <sub>d(CLKL-NADVL)</sub>	FMC_CLK low to FMC_NADV low	-	1	
t <sub>d(CLKL-NADVH)</sub>	FMC_CLK low to FMC_NADV high	0	-	
t <sub>d(CLKL-AV)</sub>	FMC_CLK low to FMC_Ax valid (x=1625)	-	2 .5	
t <sub>d(CLKH-AIV)</sub>	FMC_CLK high to FMC_Ax invalid (x=1625)	T <sub>HCLK</sub>	-	
t <sub>d(CLKL-NWEL)</sub>	FMC_CLK low to FMC_NWE low	-	1.5	ns
t <sub>(CLKH-NWEH)</sub>	FMC_CLK high to FMC_NWE high	T <sub>HCLK</sub> + 0.5	-	115
t <sub>d(CLKL-ADV)</sub>	FMC_CLK low to FMC_AD[15:0] valid	-	3	
t <sub>d(CLKL-ADIV)</sub>	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
t <sub>d(CLKL-DATA)</sub>	FMC_A/D[15:0] valid data after FMC_CLK low	-	3.5	
t <sub>d(CLKL-NBLL)</sub>	FMC_CLK low to FMC_NBL low	-	2	
t <sub>d(CLKH-NBLH)</sub>	FMC_CLK high to FMC_NBL high	T <sub>HCLK</sub> + 0.5	-	
t <sub>su(NWAIT-CLKH)</sub>	FMC_NWAIT valid before FMC_CLK high	2	-	
t <sub>h(CLKH-NWAIT)</sub>	FMC_NWAIT valid after FMC_CLK high	3.5	-	

<sup>1.</sup> Guaranteed by characterization results.






Figure 67. Synchronous non-multiplexed NOR/PSRAM read timings

Table 111. Synchronous non-multiplexed NOR/PSRAM read timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FMC_CLK period	2T <sub>HCLK</sub> - 0.5	-	
t <sub>(CLKL-NExL)</sub>	FMC_CLK low to FMC_NEx low (x=02)	-	2	
t <sub>d(CLKH-NExH)</sub>	FMC_CLK high to FMC_NEx high (x= 02)	T <sub>HCLK</sub> + 0.5	-	
t <sub>d(CLKL-NADVL)</sub>	FMC_CLK low to FMC_NADV low	-	0.5	
t <sub>d(CLKL-NADVH)</sub>	FMC_CLK low to FMC_NADV high	0	-	
t <sub>d(CLKL-AV)</sub>	FMC_CLK low to FMC_Ax valid (x=1625)	-	2.5	
t <sub>d(CLKH-AIV)</sub>	FMC_CLK high to FMC_Ax invalid (x=1625)	T <sub>HCLK</sub>	-	ns
t <sub>d(CLKL-NOEL)</sub>	FMC_CLK low to FMC_NOE low	-	1.5	
t <sub>d(CLKH-NOEH)</sub>	FMC_CLK high to FMC_NOE high	T <sub>HCLK</sub> + 0.5	-	
t <sub>su(DV-CLKH)</sub>	FMC_D[15:0] valid data before FMC_CLK high	2.5	-	
t <sub>h(CLKH-DV)</sub>	FMC_D[15:0] valid data after FMC_CLK high	2.5	-	
t <sub>(NWAIT-CLKH)</sub>	FMC_NWAIT valid before FMC_CLK high	3	-	
t <sub>h(CLKH-NWAIT)</sub>	FMC_NWAIT valid after FMC_CLK high	2.5	-	

1. Guaranteed by characterization results.

Figure 68. Synchronous non-multiplexed PSRAM write timings tw(CLK) <sup>∔</sup> <sup>t</sup>w(CLK)  $\mathsf{FMC}\_\mathsf{CLK}$ <sup>t</sup>d(CLKL-NExL)→ td(CLKH-NExH) Data latency FMC\_NEx td(CLKL-NADVL<del>)►</del> FMC NADV <sup>t</sup>d(CLKH-AIV)→ td(CLKL-AV) FMC\_A[25:0] td(CLKH-NWEH)→ <sup>- t</sup>d(CLKL-NWEL) FMC\_NWE td(CLKL-Data) → | ◀ <del>>¦|</del> <sup>t</sup>d(CLkL-Data) FMC\_D[15:0] D1 D2 FMC\_NWAIT (WAITCFG = 0b, WAITPOL + 0b) tsu(NWAITV-CLKH)<del>|</del>◀ td(CLKH-NBLH)→ th(CLKH-NWAITV) FMC\_NBL MS32760V1

Guaranteed by Gharacterization results.

Symbol	Parameter	Min	Max	Unit
t <sub>(CLK)</sub>	FMC_CLK period	2T <sub>HCLK</sub> - 0.5	-	
t <sub>d(CLKL-NExL)</sub>	FMC_CLK low to FMC_NEx low (x=02)	-	2	
t <sub>(CLKH-NExH)</sub>	FMC_CLK high to FMC_NEx high (x= 02)	T <sub>HCLK</sub> + 0.5	-	
t <sub>d(CLKL-NADVL)</sub>	FMC_CLK low to FMC_NADV low	-	0.5	
t <sub>d(CLKL-NADVH)</sub>	FMC_CLK low to FMC_NADV high	0	-	
t <sub>d(CLKL-AV)</sub>	FMC_CLK low to FMC_Ax valid (x=1625)	-	2.5	
t <sub>d(CLKH-AIV)</sub>	FMC_CLK high to FMC_Ax invalid (x=1625)	T <sub>HCLK</sub>	-	ns
t <sub>d(CLKL-NWEL)</sub>	FMC_CLK low to FMC_NWE low	-	1.5	115
t <sub>d(CLKH-NWEH)</sub>	FMC_CLK high to FMC_NWE high	T <sub>HCLK</sub> + 1	-	
t <sub>d(CLKL-Data)</sub>	FMC_D[15:0] valid data after FMC_CLK low	-	3.5	
t <sub>d(CLKL-NBLL)</sub>	FMC_CLK low to FMC_NBL low	-	2	
t <sub>d(CLKH-NBLH)</sub>	FMC_CLK high to FMC_NBL high	T <sub>HCLK</sub> + 1	-	
t <sub>su(NWAIT-CLKH)</sub>	FMC_NWAIT valid before FMC_CLK high	2	-	
t <sub>h(CLKH-NWAIT)</sub>	FMC_NWAIT valid after FMC_CLK high	3.5	-	

Table 112. Synchronous non-multiplexed PSRAM write timings<sup>(1)</sup>

### NAND controller waveforms and timings

Figure 69 through Figure 72 represent synchronous waveforms, and Table 113 and Table 114 provide the corresponding timings. The results shown in this table are obtained with the following FMC configuration:

- COM.FMC\_SetupTime = 0x01;
- COM.FMC\_WaitSetupTime = 0x03;
- COM.FMC HoldSetupTime = 0x02;
- COM.FMC\_HiZSetupTime = 0x01;
- ATT.FMC\_SetupTime = 0x01;
- ATT.FMC WaitSetupTime = 0x03;
- ATT.FMC\_HoldSetupTime = 0x02;
- ATT.FMC\_HiZSetupTime = 0x01;
- Bank = FMC\_Bank\_NAND;
- MemoryDataWidth = FMC\_MemoryDataWidth\_16b;
- ECC = FMC ECC Enable;
- ECCPageSize = FMC\_ECCPageSize\_512Bytes;
- TCLRSetupTime = 0;
- TARSetupTime = 0.

In all timing tables, the T<sub>HCLK</sub> is the HCLK clock period.

<sup>1.</sup> Guaranteed by characterization results.

FMC\_NCEX

ALE (FMC\_A17)
CLE (FMC\_A16)

FMC\_NWE

Th(NOE-ALE)


FMC\_NOE (NRE)


Th(NOE-D)

FMC\_D[15:0]

MS32767V1

Figure 69. NAND controller waveforms for read access








Figure 71. NAND controller waveforms for common memory read access






Table 113. Switching characteristics for NAND Flash read cycles<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(N0E)</sub>	FMC_NOE low width	4T <sub>HCLK</sub> - 0.5	4T <sub>HCLK</sub> + 0.5	
t <sub>su(D-NOE)</sub>	FMC_D[15-0] valid data before FMC_NOE high	11	-	
t <sub>h(NOE-D)</sub>	FMC_D[15-0] valid data after FMC_NOE high	0	-	ns
t <sub>d(ALE-NOE)</sub>	FMC_ALE valid before FMC_NOE low	-	3T <sub>HCLK</sub> + 1	
t <sub>h(NOE-ALE)</sub>	FMC_NWE high to FMC_ALE invalid	4T <sub>HCLK</sub> - 2	-	

<sup>1.</sup> Guaranteed by characterization results.

Symbol	Parameter	Min	Max	Unit
t <sub>w(NWE)</sub>	FMC_NWE low width	4T <sub>HCLK</sub> - 0.5	4T <sub>HCLK</sub> + 0.5	
t <sub>v(NWE-D)</sub>	FMC_NWE low to FMC_D[15-0] valid	0	-	
t <sub>h(NWE-D)</sub>	FMC_NWE high to FMC_D[15-0] invalid	2T <sub>HCLK</sub> - 1	-	ne
t <sub>d(D-NWE)</sub>	FMC_D[15-0] valid before FMC_NWE high	5T <sub>HCLK</sub> - 1	-	ns
t <sub>d(ALE-NWE)</sub>	FMC_ALE valid before FMC_NWE low	-	3T <sub>HCLK</sub> + 1	
t <sub>h(NWE-ALE)</sub>	FMC_NWE high to FMC_ALE invalid	2T <sub>HCLK</sub> - 2	-	

Table 114. Switching characteristics for NAND Flash write cycles<sup>(1)</sup>

#### **SDRAM** waveforms and timings

 CL = 30 pF on data and address lines. CL = 10 pF on FMC\_SDCLK unless otherwise specified.

In all timing tables, the  $T_{\mbox{\scriptsize HCLK}}$  is the HCLK clock period.

- For 3.0 V≤  $V_{DD}$ ≤ 3.6 V, maximum FMC\_SDCLK = 100 MHz at CL=20 pF (on FMC\_SDCLK).
- For 2.7 V≤  $V_{DD}$ ≤ 3.6 V, maximum FMC\_SDCLK = 90 MHz at CL=30 pF (on FMC\_SDCLK).
- For 1.71 V≤  $V_{DD}$ <1.9 V, maximum FMC\_SDCLK = 70 MHz at CL=10 pF (on FMC\_SDCLK).




Figure 73. SDRAM read access waveforms (CL = 1)

<sup>1.</sup> Guaranteed by characterization results.

Table 115. SDRAM read timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(SDCLK)</sub>	FMC_SDCLK period	2T <sub>HCLK</sub> - 0.5	2T <sub>HCLK</sub> + 0.5	
t <sub>su(SDCLKH _Data)</sub>	Data input setup time	2.5	-	
t <sub>h(SDCLKH_Data)</sub>	Data input hold time	0.5	-	
t <sub>d(SDCLKL_Add)</sub>	Address valid time	-	3.5	
t <sub>d(SDCLKL- SDNE)</sub>	Chip select valid time	-	1.5	ns
t <sub>h(SDCLKL_SDNE)</sub>	Chip select hold time	0.5	-	113
t <sub>d(SDCLKL_SDNRAS)</sub>	SDNRAS valid time	-	1	
t <sub>h(SDCLKL_SDNRAS)</sub>	SDNRAS hold time	0.5	-	
t <sub>d</sub> (SDCLKL_SDNCAS)	SDNCAS valid time	-	0.5	
t <sub>h(SDCLKL_SDNCAS)</sub>	SDNCAS hold time	0	-	

<sup>1.</sup> Guaranteed by characterization results.

Table 116. LPSDR SDRAM read timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>W(SDCLK)</sub>	FMC_SDCLK period	2T <sub>HCLK</sub> - 0.5	2T <sub>HCLK</sub> + 0.5	
t <sub>su(SDCLKH_Data)</sub>	Data input setup time	1	-	
t <sub>h(SDCLKH_Data)</sub>	Data input hold time	3.5	-	
t <sub>d</sub> (SDCLKL_Add)	Address valid time	-	2.5	
t <sub>d(SDCLKL_SDNE)</sub>	Chip select valid time	-	2.5	ns
t <sub>h(SDCLKL_SDNE)</sub>	Chip select hold time	0	-	115
t <sub>d(SDCLKL_SDNRAS</sub>	SDNRAS valid time	-	0.5	
th(SDCLKL_SDNRAS)	SDNRAS hold time	0	-	
t <sub>d</sub> (SDCLKL_SDNCAS)	SDNCAS valid time	-	1.5	
t <sub>h(SDCLKL_SDNCAS)</sub>	SDNCAS hold time	0	-	

<sup>1.</sup> Guaranteed by characterization results.




Figure 74. SDRAM write access waveforms

Table 117. SDRAM write timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(SDCLK)</sub>	FMC_SDCLK period	2T <sub>HCLK</sub> - 0.5	2T <sub>HCLK</sub> + 0.5	
t <sub>d(SDCLKL_Data</sub> )	Data output valid time	-	3	
t <sub>h(SDCLKL _Data)</sub>	Data output hold time	0	-	
t <sub>d</sub> (SDCLKL_Add)	Address valid time	-	3.5	
t <sub>d(SDCLKL_SDNWE)</sub>	SDNWE valid time	-	1.5	
t <sub>h(SDCLKL_SDNWE)</sub>	SDNWE hold time	0.5	-	ns
t <sub>d(SDCLKL_SDNE)</sub>	Chip select valid time	-	1.5	115
t <sub>h(SDCLKLSDNE)</sub>	Chip select hold time	0.5	-	
t <sub>d(SDCLKL_SDNRAS)</sub>	SDNRAS valid time	-	1	
t <sub>h(SDCLKL_SDNRAS)</sub>	SDNRAS hold time	0.5	-	
t <sub>d(SDCLKL_SDNCAS)</sub>	SDNCAS valid time	-	1	
t <sub>d</sub> (SDCLKL_SDNCAS)	SDNCAS hold time	0.5	-	

<sup>1.</sup> Guaranteed by characterization results.



Symbol Parameter		Min	Max	Unit
t <sub>w(SDCLK)</sub>	FMC_SDCLK period	2T <sub>HCLK</sub> - 0.5	2T <sub>HCLK</sub> + 0.5	
t <sub>d(SDCLKL _Data</sub> )	Data output valid time	-	2.5	
t <sub>h(SDCLKL _Data)</sub>	Data output hold time	0	-	
t <sub>d(SDCLKL_Add)</sub>	Address valid time	-	2.5	
t <sub>d(SDCLKL-SDNWE)</sub>	SDNWE valid time	-	2.5	
t <sub>h(SDCLKL-SDNWE)</sub>	SDNWE hold time	0	-	ns
t <sub>d(SDCLKL-SDNE)</sub>	Chip select valid time	-	0.5	113
t <sub>h(SDCLKL-SDNE)</sub>	Chip select hold time	0	-	
t <sub>d(SDCLKL-SDNRAS)</sub>	SDNRAS valid time	-	1.5	
t <sub>h(SDCLKL-SDNRAS)</sub>	SDNRAS hold time	0	-	
t <sub>d(SDCLKL-SDNCAS)</sub>	SDNCAS valid time	-	1.5	
t <sub>d</sub> (SDCLKL-SDNCAS)	SDNCAS hold time	0	-	

Table 118. LPSDR SDRAM write timings<sup>(1)</sup>

#### 6.3.31 Quad-SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 119* and *Table 120* for Quad-SPI are derived from tests performed under the ambient temperature,  $f_{AHB}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 17: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 20 pF
- Measurement points are done at CMOS levels: 0.5 x V<sub>DD</sub>

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output alternate function characteristics.

<sup>1.</sup> Guaranteed by characterization results.

Table 119. QUADSPI characteristics in SDR  $\mathsf{mode}^{(1)}$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Eck1/t	QUADSPI clock	2.7 V≤V <sub>DD</sub> <3.6 V CL=20 pF	-	-	108	МЦз
Fck1/t <sub>(CK)</sub>	frequency	1.71 V <v<sub>DD&lt;3.6 V CL=15 pF</v<sub>	-	-	100	MHz
t <sub>w(CKH)</sub>	QUADSPI clock high and	_	t <sub>(CK)</sub> /2 - 1	-	t <sub>(CK)</sub> /2	
t <sub>w(CKL)</sub>	low time	-	t <sub>(CK)</sub> /2	-	t <sub>(CK)</sub> /2 + 1	
+	Data input setup time	2.7 V <v<sub>DD&lt;3.6 V</v<sub>	1.5	-	-	
t <sub>s(IN)</sub>		1.71 V <v<sub>DD&lt;3.6 V</v<sub>	1.5	-	-	
4	Data input hold time	2.7 V <v<sub>DD&lt;3.6 V</v<sub>	1.5	-	-	ns
t <sub>h(IN)</sub>	Data input hold time 1.71 V <v<sub>DD</v<sub>	1.71 V <v<sub>DD&lt;3.6 V</v<sub>	2	-	-	
+	Data output valid time	2.7 V <v<sub>DD&lt;3.6 V</v<sub>	-	1.5	2	
t <sub>v(OUT)</sub>	Data output valid time	1.71 V <v<sub>DD&lt;3.6 V</v<sub>	-	1.5	3.5	
t <sub>h(OUT)</sub>	Data output hold time	-	0.5	-	-	

<sup>1.</sup> Guaranteed by characterization results.


Table 120. QUADSPI characteristics in DDR mode<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
FCKT/I/C/C		2.7 V <v<sub>DD&lt;3.6 V CL=20 pF</v<sub>	-	-	80	
	QUADSPI clock frequency	1.8 V <v<sub>DD&lt;3.6 V CL=15 pF</v<sub>	-	-	80	MHz
		1.71 V <v<sub>DD&lt;3.6 V CL=10 pF</v<sub>	-	-	80	

				<u> </u>		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>w(CKH)</sub>	QUADSPI clock high		t <sub>(CK)</sub> /2 - 1	-	t <sub>(CK)</sub> /2	
t <sub>w(CKL)</sub>	and low time	-	t <sub>(CK)</sub> /2	-	t <sub>(CK)</sub> /2 + 1	
t <sub>s(IN)</sub> , t <sub>sf(IN)</sub>	Data input setup time	1.71 V <v<sub>DD&lt;3.6 V</v<sub>	1.75	-	-	
t <sub>hr(IN)</sub> ,	Data input hold time	2.7 V <v<sub>DD&lt;3.6 V</v<sub>	1	-	-	
$t_{hf(IN)}$	Data input hold time	1.71 V <v<sub>DD&lt;3.6 V</v<sub>	2	-	-	
	Data output valid time	2.7 V <v<sub>DD&lt;3.6 V</v<sub>	-	8.5	10	ns
t <sub>vr(OUT)</sub> , t <sub>vf(OUT)</sub>		1.71 V <v<sub>DD&lt;3.6 V DHHC=0</v<sub>	-	8	12	
<b>Ψ</b> (OU1)		DHHC=1 Pres=1, 2	-	T <sub>HCLK</sub> /2 + 1.5	T <sub>HCLK</sub> /2 + 2.5	
t <sub>hr(OUT)</sub> , t <sub>hf(OUT)</sub>		DHHC=0	7.5	-	-	
	Data output hold time	DHHC=1 Pres=1, 2	T <sub>HCLK</sub> /2 + 0.5	-	-	

Table 120. QUADSPI characteristics in DDR mode<sup>(1)</sup> (continued)

1. Guaranteed by characterization results.



MSv36878V1

 $t_{\text{w}(\text{CKH})}$  $t_{\text{w}(\text{CKL})}$  $t_{f(CK)}$ Clock  $t_{\text{hr}(\text{OUT})}$  $t_{\text{vf}(\text{OUT})}$ t<sub>hf(OUT)</sub> t<sub>vr(OUT)</sub> Data output D0 D2 D5 D1 D3 D4  $t_{sf(IN)} t_{hf(IN)}$  $t_{sr(IN)}t_{hr(IN)}$ Data input D2 MSv36879V1

Figure 76. Quad-SPI timing diagram - DDR mode

## 6.3.32 Camera interface (DCMI) timing specifications

Unless otherwise specified, the parameters given in *Table 121* for DCMI are derived from tests performed under the ambient temperature,  $f_{HCLK}$  frequency and  $V_{DD}$  supply voltage summarized in *Table 17*, with the following configuration:

- DCMI\_PIXCLK polarity: falling
- DCMI\_VSYNC and DCMI\_HSYNC polarity: high
- Data formats: 14 bits

Table 121. DCMI characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
-	Frequency ratio DCMI_PIXCLK/f <sub>HCLK</sub>	-	0.4	-
DCMI_PIXCLK	Pixel clock input	-	54	MHz
D <sub>Pixel</sub>	Pixel clock input duty cycle	30	70	%
t <sub>su(DATA)</sub>	Data input setup time	2	-	
t <sub>h(DATA)</sub>	Data input hold time	0.5	-	
t <sub>su(HSYNC)</sub> t <sub>su(VSYNC)</sub>	DCMI_HSYNC/DCMI_VSYNC input setup time	2.5	-	ns
t <sub>h(HSYNC)</sub>	DCMI_HSYNC/DCMI_VSYNC input hold time	3	-	

<sup>1.</sup> Guaranteed by characterization results.




Figure 77. DCMI timing diagram

# 6.3.33 LCD-TFT controller (LTDC) characteristics

Unless otherwise specified, the parameters given in *Table 122* for LCD-TFT are derived from tests performed under the ambient temperature,  $f_{HCLK}$  frequency and  $V_{DD}$  supply voltage summarized in *Table 17*, with the following configuration:

LCD\_CLK polarity: highLCD DE polarity: low

LCD\_VSYNC and LCD\_HSYNC polarity: high

Pixel formats: 24 bits

Table 122. LTDC characteristics (1)

Symbol	Parameter	Min	Max	Unit
f <sub>CLK</sub>	LTDC clock output frequency	-	83	MHz
D <sub>CLK</sub>	LTDC clock output duty cycle	45	55	%
t <sub>w(CLKH),</sub> t <sub>w(CLKL)</sub>	Clock High time, low time	tw(CLK)/2-0.5	tw(CLK)/2+0.5	
t <sub>v(DATA)</sub>	Data output valid time	-	6	
t <sub>h(DATA)</sub>	Data output hold time	0	-	
$\begin{array}{c} t_{\text{V(HSYNC)},} \\ t_{\text{V(VSYNC)},} \\ t_{\text{V(DE)}} \end{array}$	HSYNC/VSYNC/DE output valid time	-	3.5	ns
t <sub>h(HSYNC)</sub> , t <sub>h(VSYNC)</sub> , t <sub>h(DE)</sub>	HSYNC/VSYNC/DE output hold time	0.5	-	

<sup>1.</sup> Guaranteed by characterization results.







Figure 78. LCD-TFT horizontal timing diagram





### 6.3.34 Digital filter for Sigma-Delta Modulators (DFSDM) characteristics

Unless otherwise specified, the parameters given in *Table 123* for DFSDM are derived from tests performed under the ambient temperature,  $f_{PCLK2}$  frequency and  $V_{DD}$  supply voltage summarized in *Table 17*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30pF
- Measurement points are done at CMOS levels: 0.5 x VDD

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output alternate function characteristics (DFSDM1\_CKINx, DFSDM1\_DATINx, DFSDM1\_CKOUT for DFSDM1).

Table 123. DFSDM measured timing 1.71-3.6V

Symbol	Parameter	Conditions		Min	Тур	Max	Uni t
f <sub>DFSDMCL</sub> K	DFSDM clock	1.71 < V <sub>DD</sub> < 3.6 V		-	-	f <sub>SYSCLK</sub>	
f <sub>CKIN</sub> (1/T <sub>CKIN</sub> )	Input clock frequency	SPI mode (SITP[1:0]=0,1), External clock mode (SPICKSEL[1:0]=0), 1.71 < V <sub>DD</sub> < 3.6 V		-	-	20 (f <sub>DFSDMCLK</sub> / 4)	MH z
		SPI mode (SITP[1:0]=0,1), External clock mode (SPICKSEL[1:0]=0), 2.7 < V <sub>DD</sub> < 3.6 V		-	-	20 (f <sub>DFSDMCLK</sub> / 4)	
		SPI mode (SITP[1:0]=0,1), Internal clock mode (SPICKSEL[1:0] $\neq$ 0), 1.71 < $V_{DD}$ < 3.6 V		-	-	20 (f <sub>DFSDMCLK</sub> / 4)	
		SPI mode (SITP[1:0]=0,1), Internal clock mode (SPICKSEL[1:0] $\neq$ 0), 2.7 < $V_{DD}$ < 3.6 $V$		-	-	20 (f <sub>DFSDMCLK</sub> / 4)	
f <sub>CKOUT</sub>	Output clock frequency	1.71 < V <sub>DD</sub> < 3.6 V		-	-	20	
DuCy <sub>CK</sub> out	Output clock frequency duty cycle	1.62 < V <sub>DD</sub> < 3.6 V	Even division CKOUTDIV = n, 1, 3, 5	45	50	55	%
			Odd division CKOUTDIV = n, 2, 4, 6	(((n/2+1)/(n+ 1))*100)-5	(((n/2 +1)/(n +1))*1 00)	(((n/2+1)/(n+ 1))*100)+5	


Table 123. DFSDM measured timing 1.71-3.6V (continued)

Symbol	Parameter	Cond	Conditions		Тур	Max	Uni t
t <sub>wh(CKIN)</sub> t <sub>wl(CKIN)</sub>	Input clock high and low time	SPI mode (SITP[1:0]=0,1), External clock mode (SPICKSEL[1:0]=0), 1.71 < V <sub>DD</sub> < 3.6 V		TCKIN/2 - 0.5	T <sub>CKIN</sub> /	-	
t <sub>su</sub>	Data input setup time	SPI mode (SITP[1:0]=0,1), External clock mode (SPICKSEL[1:0]=0), 1.71 < V <sub>DD</sub> < 3.6 V		2	-	-	
t <sub>h</sub>	Data input hold time	SPI mode (SITP[1:0]=0,1), External clock mode (SPICKSEL[1:0]=0), 1.71 < V <sub>DD</sub> < 3.6 V		3	-	-	ns
T <sub>Manchest</sub> er	Manchester data period (recovered clock period)	Manchester mode (SITP[1:0]=2,3), Internal clock mode (SPICKSEL[1:0] $\neq$ 0), 1.71 < $V_{DD}$ < 3.6 V		(CKOUTDIV +1) * T <sub>DFSDMCLK</sub>	-	(2*CKOUTD IV) * T <sub>DFSDMCLK</sub>	



## 6.3.35 DFSDM timing diagrams

Figure 80. Channel transceiver timing diagrams



#### 6.3.36 SD/SDIO MMC card host interface (SDMMC) characteristics

Unless otherwise specified, the parameters given in *Table 124* for the SDIO/MMC interface are derived from tests performed under the ambient temperature,  $f_{PCLK2}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 17*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output characteristics.




Figure 81. SDIO high-speed mode






Table 124. Dynamic characteristics: SD / MMC characteristics,  $V_{DD}$ =2.7V to 3.6V<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
f <sub>PP</sub>	Clock frequency in data transfer mode	-	0	-	50	MHz		
-	SDMMC_CK/fPCLK2 frequency ratio	-	-	-	8/3	-		
t <sub>W(CKL)</sub>	Clock low time	fpp =50 MHz	9.5	10.5	-	ns		
t <sub>W(CKH)</sub>	Clock high time	fpp =50 MHz	8.5	9.5	i	115		
CMD, D inp	outs (referenced to CK) in MMC and SE	O HS mode						
t <sub>ISU</sub>	Input setup time HS	fpp =50 MHz	4.5	-	-	no		
t <sub>IH</sub>	Input hold time HS	fpp =50 MHz	1.5	-	-	ns		
CMD, D ou	tputs (referenced to CK) in MMC and S	SD HS mode				•		
t <sub>OV</sub>	Output valid time HS	fpp =50 MHz	-	11	12	no		
t <sub>OH</sub>	Output hold time HS	fpp =50 MHz	9	-	-	ns		
CMD, D inp	outs (referenced to CK) in SD default n	node						
tISUD	Input setup time SD	fpp =25 MHz	4.5	-	-			
tIHD	Input hold time SD	fpp =25 MHz	1.5	-	-	ns		
CMD, D outputs (referenced to CK) in SD default mode								
tOVD	Output valid default time SD	fpp =25 MHz	-	0.5	1.5			
tOHD	Output hold default time SD	fpp =25 MHz	0	-	-	ns		

<sup>1.</sup> Guaranteed by characterization results.

Table 125. Dynamic characteristics: eMMC characteristics,  $V_{DD}$ =1.71V to 1.9V<sup>(1)(2)</sup>

Table 126. Byfiainio characteristics: characteristics, v <sub>DD</sub> 1.7 17 to 1.67									
Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
f <sub>PP</sub>	Clock frequency in data transfer mode	-	0	-	50	MHz			
-	SDMMC_CK/fPCLK2 frequency ratio	-	-	-	8/3	-			
t <sub>W(CKL)</sub>	Clock low time	fpp =50 MHz	9.5	10.5	-	no			
t <sub>W(CKH)</sub>	Clock high time	fpp =50 MHz	8.5	9.5	-	ns			
CMD, D inp	outs (referenced to CK) in eMMC mode	•							
t <sub>ISU</sub>	Input setup time HS	fpp =50 MHz	4	-	-	no			
t <sub>IH</sub>	Input hold time HS	fpp =50 MHz	3	-	-	ns			
CMD, D outputs (referenced to CK) in eMMC mode									
t <sub>OV</sub>	Output valid time HS	fpp =50 MHz	-	11	15.5	no			
t <sub>OH</sub>	Output hold time HS	fpp =50 MHz	9.5	-	-	- ns			

<sup>1.</sup> Guaranteed by characterization results.

<sup>2.</sup> Cload = 20 pF.



## 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK is an ST trademark.

## 7.1 Device marking

Refer to technical note "Reference device marking schematics for STM32 microcontrollers and microprocessors" (TN1433) available on www.st.com, for the location of pin 1 / ball A1 as well as the location and orientation of the marking areas versus pin 1 / ball A1.

Parts marked as "ES", "E" or accompanied by an engineering sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

A WLCSP simplified marking example (if any) is provided in the corresponding package information subsection.



DS11532 Rev 8 221/256

## 7.2 LQFP100 package information (1L)

This LQFP is 100 lead, 14 x 14 mm low-profile quad flat package.

Note: See list of notes in the notes section.

Figure 83. LQFP100 - Outline<sup>(15)</sup>






Table 126. LQFP100 - Mechanical data

O wash at		millimeters			inches <sup>(14)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	1.50	1.60	-	0.0590	0.0630
A1 <sup>(12)</sup>	0.05	-	0.15	0.0019	-	0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0570
b <sup>(9)(11)</sup>	0.17	0.22	0.27	0.0067	0.0087	0.0106
b1 <sup>(11)</sup>	0.17	0.20	0.23	0.0067	0.0079	0.0090
c <sup>(11)</sup>	0.09	-	0.20	0.0035	-	0.0079
c1 <sup>(11)</sup>	0.09	-	0.16	0.0035	-	0.0063
D <sup>(4)</sup>		16.00 BSC			0.6299 BSC	
D1 <sup>(2)(5)</sup>		14.00 BSC			0.5512 BSC	
E <sup>(4)</sup>		16.00 BSC		0.6299 BSC		
E1 <sup>(2)(5)</sup>		14.00 BSC		0.5512 BSC		
е		0.50 BSC		0.0197 BSC		
L	0.45	0.60	0.75	0.177	0.0236	0.0295
L1 <sup>(1)(11)</sup>		1.00		-	0.0394	-
N <sup>(13)</sup>			1	00		
θ	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-
θ2	10°	12°	14°	10°	12°	14°
θ3	10°	12°	14°	10°	12°	14°
R1	0.08	-	-	0.0031	-	-
R2	0.08	-	0.20	0.0031	-	0.0079
S	0.20	-	-	0.0079	-	-
aaa <sup>(1)</sup>		0.20			0.0079	
bbb <sup>(1)</sup>		0.20			0.0079	
ccc <sup>(1)</sup>		0.08			0.0031	
ddd <sup>(1)</sup>		0.08		_	0.0031	

#### Notes:

- Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Datums A-B and D to be determined at datum plane H.
- To be determined at seating datum plane C.
- Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- Details of pin 1 identifier are optional but must be located within the zone indicated.
- All Dimensions are in millimeters.
- 8. No intrusion allowed inwards the leads.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package
- 13. "N" is the number of terminal positions for the specified body size.
- 14. Values in inches are converted from mm and rounded to 4 decimal digits.
- 15. Drawing is not to scale.

16.7 1L LQFP100 FP V1

Figure 84. LQFP100 - Footprint example


1. Dimensions are expressed in millimeters.

## 7.3 TFBGA100 package information (A08Q)

This TFBGA is 100 - ball, 8X8 mm, 0.8 mm pitch fine pitch ball grid array package.

Note: See list of notes in the notes section.

Figure 85. TFBGA100 - Outline<sup>(13)</sup>



inches<sup>(12)</sup> millimeters<sup>(1)</sup> Symbol Min Тур Max Min Max Typ  $A^{(2)(3)}$ 1.20 0.0472  $A1^{(4)}$ 0.15 0.0059 A2 0.74 0.0291  $h^{(5)}$ 0.45 0.35 0.40 0.0138 0.0177 0.0157 D 8.00 BSC<sup>(6)</sup> 0.3150 BSC D1 7.20 BSC 0.2835 BSC Ε 8.00 BSC 0.3150 BSC E1 7.20 BSC 0.2835 BSC e<sup>(9)</sup> 0.80 BSC 0.0315 BSC  $N^{(11)}$ 100 SD<sup>(12)</sup> 0.40 BSC 0.0157 SE<sup>(12)</sup> 0.40 BSC 0.0157 aaa 0.15 0.0059 0.20 0.0079 CCC ddd 0.10 0.0039 eee 0.15 0.0059 fff 0.08 0.0031

Table 127. TFBGA100 - Mechanical data

#### Notes:

- 1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-2018.
- 2. TFBGA stands for thin profile fine pitch ball grid array: 1.00 mm < A  $\leq$  1.20 mm / fine pitch e < 1.00 mm.
- 3. The profile height, A, is the distance from the seating plane to the highest point on the package. It is measured perpendicular to the seating plane.
- 4. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 5. Dimension b is measured at the maximum diameter of the terminal (ball) in a plane parallel to primary datum C.
- 6. BSC stands for BASIC dimensions. It corresponds to the nominal value and has no tolerance. For tolerances refer to form and position table. On the drawing these dimensions are framed.
- 7. Primary datum C is defined by the plane established by the contact points of three or more solder balls that support the device when it is placed on top of a planar surface.
- 8. The terminal (ball) A1 corner must be identified on the top surface of the package by using a corner chamfer, ink or metalized markings, or other feature of package body or



- integral heat slug. A distinguish feature is allowable on the bottom surface of the package to identify the terminal A1 corner. Exact shape of each corner is optional.
- 9. e represents the solder ball grid pitch.
- 10. N represents the total number of balls on the BGA.
- 11. Basic dimensions SD and SE are defined with respect to datums A and B. It defines the position of the centre ball(s) in the outer row or column of a fully populated matrix.
- 12. Values in inches are converted from mm and rounded to 4 decimal digits.
- 13. Drawing is not to scale.

Figure 86. TFBGA100 - Footprint example




Table 128. TFBGA100 - Example of PCB design rules (0.8 mm pitch BGA)

Dimension	Values
Pitch	0.8
Dpad	0.400 mm
Dsm	0.470 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.400 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.120 mm

## 7.4 LQFP144 package information (1A)

This LQFP is a 144-pin, 20 x 20 mm low-profile quad flat package.

Note: See list of notes in the notes section.

Figure 87. LQFP144 - Outline<sup>(15)</sup>






Table 129. LQFP144 - Mechanical data

O maked		millimeters			inches <sup>(14)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.60	-	-	0.0630
A1 <sup>(12)</sup>	0.05	-	0.15	0.0020	-	0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b <sup>(9)(11)</sup>	0.17	0.22	0.27	0.0067	0.0087	0.0106
b1 <sup>(11)</sup>	0.17	0.20	0.23	0.0067	0.0079	0.0090
c <sup>(11)</sup>	0.09	-	0.20	0.0035	-	0.0079
c1 <sup>(11)</sup>	0.09	-	0.16	0.0035	-	0.0063
D <sup>(4)</sup>		22.00 BSC			0.8661 BSC	
D1 <sup>(2)(5)</sup>		20.00 BSC			0.7874 BSC	
E <sup>(4)</sup>		22.00 BSC			0.8661 BSC	
E1 <sup>(2)(5)</sup>		20.00 BSC			0.7874 BSC	
е		0.50 BSC		0.0197 BSC		
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1		1.00 REF			0.0394 REF	
N <sup>(13)</sup>			1	44		
θ	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-
θ2	10°	12°	14°	10°	12°	14°
θ3	10°	12°	14°	10°	12°	14°
R1	0.08	-	-	0.0031	-	-
R2	0.08	-	0.20	0.0031	-	0.0079
S	0.20	-	-	0.0079	-	-
aaa		0.20			0.0079	
bbb		0.20		0.0079		
ccc		0.08		0.0031		
ddd		0.08			0.0031	

#### Notes:

- 1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Datums A-B and D to be determined at datum plane H.
- To be determined at seating datum plane C.
- 5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- All Dimensions are in millimeters.
- 8. No intrusion allowed inwards the leads.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 13. "N" is the number of terminal positions for the specified body size.
- 14. Values in inches are converted from mm and rounded to 4 decimal digits.
- 15. Drawing is not to scale.




Figure 88. LQFP144 - Footprint example

1. Dimensions are expressed in millimeters.

## 7.5 LQFP176 package information (1T)

This LQFP is a 176-pin, 24 x 24 mm, 0.5 mm pitch, low profile quad flat package.

Note: See list of notes in the notes section.

Figure 89. LQFP176 - Outline<sup>(15)</sup>




Table 130. LQFP176 - Mechanical data

Cumbal		millimeters			inches <sup>(14)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max	
Α	-	-	1.600	-	-	0.0630	
A1 <sup>(12)</sup>	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b <sup>(9)(11)</sup>	0.170	0.220	0.270	0.0067	0.0087	0.0106	
b1 <sup>(11)</sup>	0.170	0.200	0.230	0.0067	0.0079	0.0091	
c <sup>(11)</sup>	0.090	-	0.200	0.0035	-	0.0079	
c1 <sup>(11)</sup>	0.090	-	0.160	0.0035	-	0.063	
D <sup>(4)</sup>		26.000	•		1.0236	•	
D1 <sup>(2)(5)</sup>		24.000			0.9449		
E <sup>(4)</sup>		26.000			0.0197		
E1 <sup>(2)(5)</sup>		24.000		0.9449			
е		0.500		0.1970			
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1 <sup>(1)(11)</sup>		1		0.0394 REF			
N <sup>(13)</sup>			1	76			
θ	0°	3.5°	7°	0°	3.5°	7°	
θ1	0°	-	-	0°	-	-	
θ2	10°	12°	14°	10°	12°	14°	
θ3	10°	12°	14°	10°	12°	14°	
R1	0.080	-	-	0.0031	-	-	
R2	0.080	-	0.200	0.0031	-	0.0079	
S	0.200	-	-	0.0079	-	-	
aaa <sup>(1)</sup>		0.200	ı		0.0079	ı	
bbb <sup>(1)</sup>		0.200			0.0079		
ccc <sup>(1)</sup>		0.080		0.0031			
ddd <sup>(1)</sup>		0.080			0.0031		

#### Notes:

- 1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Datums A-B and D to be determined at datum plane H.
- 4. To be determined at seating datum plane C.
- 5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- All Dimensions are in millimeters.
- 8. No intrusion allowed inwards the leads.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 13. "N" is the number of terminal positions for the specified body size.
- 14. Values in inches are converted from mm and rounded to 4 decimal digits.
- 15. Drawing is not to scale.




Figure 90. LQFP176 - Footprint example

1. Dimensions are expressed in millimeters.

## 7.6 UFBGA(176+25) package information (A0E7)

This UFBGA is a 176+25-ball, 10 x 10 mm, 0.65 mm pitch, ultra fine pitch ball grid array package




Figure 91. UFBGA(176+25) - Outline

1. Drawing is not to scale.

Table 131. UFBGA(176+25) - Mechanical data

Counch of		millimeters			inches <sup>(1)</sup>			
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.		
Α	-	-	0.600	-	-	0.0236		
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043		
A2	-	0.450	-	-	0.0177	-		
A3	-	0.130	-	-	0.0051	-		
A4	-	0.320	-	-	0.0126	-		
b	0.240	0.290	0.340	0.0094	0.0114	0.0134		
D	9.850	10.000	10.150	0.3878	0.3937	0.3996		
D1	-	9.100	-	-	0.3583	-		
Е	9.850	10.000	10.150	0.3878	0.3937	0.3996		
E1	-	9.100	-	-	0.3583	-		
е	-	0.650	-	-	0.0256	-		
F	-	0.450	-	-	0.0177	-		
ddd	-	-	0.080	-	-	0.0031		

Table 131. UFBGA(176+25) - Mechanical data (continued)

Symbol	millimeters			inches <sup>(1)</sup>			
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	
eee	-	-	0.150	-	-	0.0059	
fff	-	-	0.050	-	-	0.0020	

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 92. UFBGA(176+25) - Footprint example




Table 132. UFBGA(176+25) - Example of PCB design rules (0.65 mm pitch BGA)

Dimension	Values			
Pitch	0.65 mm			
Dpad	0.300 mm			
Dsm	0.400 mm typ. (depends on the soldermask registration tolerance)			
Stencil opening	0.300 mm			
Stencil thickness	Between 0.100 mm and 0.125 mm			
Pad trace width	0.100 mm			

## 7.7 WLCSP package information

A1 BALL LOCATION // bbb Z DETAIL A ORIENTATION REFERENCE **→**lel**∢ TOP VIEW BOTTOM VIEW** SIDE VIEW BUMP △ eee Z Notes 1&2 Øb(180x) ⊕ Øccc⊕ Z X Y Øddd⊕ Z SEATING PLANE **DETAIL A** ROTATED 90° A05G\_WLCSP180\_ME\_V1

Figure 93. WLCSP 180-bump, 5.5 x 6 mm, 1.27 mm pitch wafer level chip scale package outline

1. Drawing is not to scale.

Table 133. WLCSP 180-bump, 5.5 x 6 mm, 0.4 mm pitch wafer level chip scale package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
А	0.525	0.555	0.585	0.0207	0.0219	0.0230
A1	-	0.175	-	-	0.0069	-
A2	-	0.380	-	-	0.0150	-
A3	-	0.025	-	-	0.0010	-
b <sup>(2)</sup>	0.220	0.250	0.280	0.0087	0.0098	0.0110
D	5.502	5.537	5.572	0.2166	0.2180	0.2194
E	6.060	6.095	6.130	0.2386	0.2400	0.2413

Table 133. WLCSP 180-bump, 5.5 x 6 mm, 0.4 mm pitch wafer level chip scale package mechanical data (continued)

Oh . I		millimeters	neters inches <sup>(1)</sup>			
Symbol	Min	Тур	Max	Min	Тур	Max
е	-	0.400	-	-	0.0157	-
e1	-	4.800	-	-	0.1890	-
e2	-	5.200	-	-	0.2047	-
F	-	0.368	-	-	0.0145	-
G	-	0.477	-	-	0.0188	-
aaa	-	0.110	-	-	0.0043	-
bbb	-	0.110	-	-	0.0043	-
ccc	-	0.110	-	-	0.0043	-
ddd	-	0.050	-	-	0.0020	-
eee	-	0.050	-	-	0.0020	-

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- 2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

Figure 94. WLCSP 180-bump, 5.5 x 6 mm, 0.4 mm pitch wafer level chip scale package recommended footprint




Table 134. WLCSP 180-bump, 5.5 x 6 mm, recommended PCB design rules (0.4 mm pitch)

Dimension	Recommended values
Pitch	0.4
Dpad	0.225 mm

Table 134. WLCSP 180-bump, 5.5 x 6 mm, recommended PCB design rules (0.4 mm pitch) (continued)

Dimension	Recommended values
Dsm	0.290 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.250 mm
Stencil thickness	0.1 mm

#### WLCSP180 device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Product identification<sup>(1)</sup>

STM32F7L9AIYL

Date code

Y WW Revision code

MS41051V1

Figure 95. WLCSP180 top view example

Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

## 7.8 LQFP208 package information

This LQFP is a 208-pin, 28 x 28 mm low-profile quad flat package.

Note: See list of notes in the notes section.

Figure 96. LQFP208 - Outline<sup>(15)</sup>






Table 135. LQFP208 - Mechanical data

0	millimeters			inches <sup>(15)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.60	-	-	0.0630
A1 <sup>(12)</sup>	0.05	-	0.15	0.0020	-	0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b <sup>(9)(11)</sup>	0.17	0.22	0.27	0.0067	0.0087	0.0106
b1 <sup>(11)</sup>	0.17	0.20	0.23	0.0067	0.0079	0.0091
c <sup>(11)</sup>	0.09	-	0.20	0.0035	-	0.0079
c1 <sup>(11)</sup>	0.09	-	0.16	0.0035	-	0.0063
D <sup>(4)</sup>		30.00 BSC			1.1732 BSC	
D1 <sup>(2)(5)</sup>		28.00 BSC			1.0945 BSC	
E <sup>(4)</sup>		30.00 BSC			1.1732 BSC	
E1 <sup>(2)(5)</sup>		28.00 BSC		1.0945 BSC		
е		0.50 BSC		0.0197 BSC		
L	0.45 0.60 0.75			0.0177	0.0236	0.0295
L1	1.00 REF				0.0394 REF	
N <sup>(13)</sup>			2	08		
θ	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-
θ2	10°	12°	14°	10°	12°	14°
θ3	10°	12°	14°	10°	12°	14°
R1	0.08	-	-	0.0031	-	-
R2	0.08	-	0.20	0.0031	-	0.0079
S	0.20	-	-	0.0079	-	-
aaa <sup>(1)(7)</sup>	0.20				0.0079	
bbb <sup>(1)(7)</sup>	0.20			0.0079		
ccc <sup>(1)(7)</sup>	0.08				0.0031	
ddd <sup>(1)(7)</sup>		0.08			0.0031	

#### Notes:

- Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Datums A-B and D to be determined at datum plane H.
- To be determined at seating datum plane C.
- Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- All Dimensions are in millimeters.
- 8. No intrusion allowed inwards the leads.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package
- 13. "N" is the number of terminal positions for the specified body size.
- 14. Values in inches are converted from mm and rounded to 4 decimal digits.
- 15. Drawing is not to scale.




Figure 97. LQFP208 - footprint example

1. Dimensions are expressed in millimeters.

DS11532 Rev 8 243/256

#### 7.9 TFBGA216 package information (A0L2)

This TFBGA is a 216-ball, 13 x 13 mm, 0.8 mm pitch, fine pitch ball grid array package.




Figure 98. TFBGA216 - Outline

- 1. Drawing is not to scale.
- The terminal A1 corner must be identified on the top surface by using a corner chamfer, ink or metalized markings, or other feature of package body or integral heat slug.

  • A distinguishing feature is allowable on the bottom surface of the package to identify the terminal A1
  - corner. Exact shape of each corner is optional

DS11532 Rev 8 244/256

Table 136. TFBGA216 - Mechanical data

Cumbal		millimeters		inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.200	-	-	0.0472
A1 <sup>(2)</sup>	0.150	-	-	0.0059	-	-
A2	-	0.760	-	-	0.0299	-
b <sup>(3)</sup>	0.350	0.400	0.450	0.0138	0.0157	0.0177
D	12.850	13.000	13.150	0.5059	0.5118	0.5177
D1	-	11.200	-	-	0.4409	-
E	12.850	13.000	13.150	0.5059	0.5118	0.5177
E1	-	11.200	-	-	0.4409	-
е	-	0.800	-	-	0.0315	-
F	-	0.900	-	-	0.0354	-
G	-	0.900	-	-	0.0354	-
ddd	-	-	0.100	-	-	0.0039
eee <sup>(4)</sup>	-	-	0.150	-	-	0.0059
fff <sup>(5)</sup>	-	-	0.080	-	-	0.0031

- 1. Values in inches are converted from mm and rounded to four decimal digits.
- The terminal A1 corner must be identified on the top surface by using a corner chamfer, ink or metallized markings, or other feature of package body or integral heat slug.
   A distinguishing feature is allowable on the bottom surface of the package to identify the terminal A1
- 3. Initial ball equal 0.350 mm.

corner. Exact shape of each corner is optional.

- 4. The tolerance of position that controls the location of the pattern of balls with respect to datums A and B. For each ball there is a cylindrical tolerance zone eee perpendicular to datum C and located on true position with respect to datums A and B as defined by e. The axis perpendicular to datum C of each ball must lie within this tolerance zone.
- 5. The tolerance of position that controls the location of the balls within the matrix with respect to each other. For each ball there is a cylindrical tolerance zone fff perpendicular to datum C and located on true position as defined by e. The axis perpendicular to datum C of each ball must lie within this tolerance zone. Each tolerance zone fff in the array is contained entirely in the respective zone eee above The axis of each ball must lie simultaneously in both tolerance zones.



245/256

Dpad Dsm BGA\_WLCSP\_FT\_V1

Figure 99. TFBGA216 - Footprint example

Table 137. TFBGA216 - Example of PCB design rules (0.8 mm pitch)

Dimension	Values
Pitch	0.8 mm
Dpad	0.400 mm
Dsm	0.470 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.400 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.120 mm

#### 7.10 Thermal characteristics

The maximum chip-junction temperature,  $T_J$  max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max x \Theta_{JA})$ 

#### Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- OJA is the package junction-to-ambient thermal resistance, in °C/W,
- $P_D$  max is the sum of  $P_{INT}$  max and  $P_{I/O}$  max ( $P_D$  max =  $P_{INT}$  max +  $P_{I/O}$ max),
- P<sub>INT</sub> max is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.

P<sub>I/O</sub> max represents the maximum power dissipation on output pins where:

$$\mathsf{P}_\mathsf{I/O} \; \mathsf{max} = \sum \; (\mathsf{V}_\mathsf{OL} \times \mathsf{I}_\mathsf{OL}) + \sum ((\mathsf{V}_\mathsf{DD} - \mathsf{V}_\mathsf{OH}) \times \mathsf{I}_\mathsf{OH}),$$

taking into account the actual  $V_{OL}$  /  $I_{OL}$  and  $V_{OH}$  /  $I_{OH}$  of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LQFP100 - 14 × 14 mm / 0.5 mm pitch	43	
	Thermal resistance junction-ambient TFBGA100 - 8 × 8 mm / 0.8 mm pitch	36.2	
$\Theta_{ m JA}$	Thermal resistance junction-ambient WLCSP180 - 0.4 mm pitch	30	
	Thermal resistance junction-ambient LQFP144 - 20 × 20 mm / 0.5 mm pitch	40	°C/W
	Thermal resistance junction-ambient LQFP176 - 24 × 24 mm / 0.5 mm pitch	38	
	Thermal resistance junction-ambient LQFP208 - 28 × 28 mm / 0.5 mm pitch	19	
	Thermal resistance junction-ambient UFBGA176 - 10× 10 mm / 0.5 mm pitch	39	
	Thermal resistance junction-ambient TFBGA216 - 13 × 13 mm / 0.8 mm pitch	29	


Table 138. Package thermal characteristics

### Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

## 8 Ordering information

Table 139. Ordering information scheme



xxx = programmed parts

TR = tape and reel

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.



# Appendix A Recommendations when using internal reset OFF

When the internal reset is OFF, the following integrated features are no longer supported:

- The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled
- The brownout reset (BOR) circuitry must be disabled
- The embedded programmable voltage detector (PVD) is disabled
- V<sub>BAT</sub> functionality is no more available and VBAT pin should be connected to V<sub>DD</sub>

The over-drive mode is not supported

## A.1 Operating conditions

Table 140. Limitations depending on the operating power supply range

Operating power supply range	ADC operation	Maximum Flash memory access frequency with no wait states (f <sub>Flashmax</sub> )	Maximum Flash memory access frequency with wait states (1)(2)	I/O operation	Possible Flash memory operations
$V_{DD} = 1.7 \text{ to}$ 2.1 $V^{(3)}$	Conversion time up to 1.2 Msps	20 MHz	168 MHz with 8 wait states and over-drive OFF	- No I/O compensation	8-bit erase and program operations only

Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no wait state is required.

<sup>2.</sup> Thanks to the ART accelerator on ITCM interface and L1-cache on AXI interface, the number of wait states given here does not impact the execution speed from the Flash memory since the ART accelerator or L1-cache allows to achieve a performance equivalent to 0-wait state program execution.

<sup>3.</sup> V<sub>DD</sub>/V<sub>DDA</sub> minimum value of 1.7 V, with the use of an external power supply supervisor (refer to Section 3.18.1: Internal reset ON).

## Important security notice

The STMicroelectronics group of companies (ST) places a high value on product security, which is why the ST product(s) identified in this documentation may be certified by various security certification bodies and/or may implement our own security measures as set forth herein. However, no level of security certification and/or built-in security measures can guarantee that ST products are resistant to all forms of attacks. As such, it is the responsibility of each of ST's customers to determine if the level of security provided in an ST product meets the customer needs both in relation to the ST product alone, as well as when combined with other components and/or software for the customer end product or application. In particular, take note that:

- ST products may have been certified by one or more security certification bodies, such as Platform Security Architecture (www.psacertified.org) and/or Security Evaluation standard for IoT Platforms (www.trustcb.com). For details concerning whether the ST product(s) referenced herein have received security certification along with the level and current status of such certification, either visit the relevant certification standards website or go to the relevant product page on www.st.com for the most up to date information. As the status and/or level of security certification for an ST product can change from time to time, customers should re-check security certification status/level as needed. If an ST product is not shown to be certified under a particular security standard, customers should not assume it is certified.
- Certification bodies have the right to evaluate, grant and revoke security certification in relation to ST products. These certification bodies are therefore independently responsible for granting or revoking security certification for an ST product, and ST does not take any responsibility for mistakes, evaluations, assessments, testing, or other activity carried out by the certification body with respect to any ST product.
- Industry-based cryptographic algorithms (such as AES, DES, or MD5) and other open standard technologies which may be used in conjunction with an ST product are based on standards which were not developed by ST. ST does not take responsibility for any flaws in such cryptographic algorithms or open technologies or for any methods which have been or may be developed to bypass, decrypt or crack such algorithms or technologies.
- While robust security testing may be done, no level of certification can absolutely guarantee protections against all attacks, including, for example, against advanced attacks which have not been tested for, against new or unidentified forms of attack, or against any form of attack when using an ST product outside of its specification or intended use, or in conjunction with other components or software which are used by customer to create their end product or application. ST is not responsible for resistance against such attacks. As such, regardless of the incorporated security features and/or any information or support that may be provided by ST, each customer is solely responsible for determining if the level of attacks tested for meets their needs, both in relation to the ST product alone and when incorporated into a customer end product or application.
- All security features of ST products (inclusive of any hardware, software, documentation, and the like), including but not limited to any enhanced security features added by ST, are provided on an "AS IS" BASIS. AS SUCH, TO THE EXTENT PERMITTED BY APPLICABLE LAW, ST DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, unless the applicable written and signed contract terms specifically provide otherwise.



DS11532 Rev 8 251/256

# **Revision history**

Table 141. Document revision history

Date	Revision	Changes
21-Mar-2016	1	Initial release.
26-Apr-2016	2	DFSDM replaced by DFSDM1 in:  —Table 11: STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx pin and ball definitions.  —Table 13: STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx alternate function mapping.  —Section 6.3.34: Digital filter for Sigma-Delta Modulators (DFSDM) characteristics.  Updated Table 2: STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx features and peripheral counts adding DFSDM1 features.  Updated Table 39: Peripheral current consumption adding DFSDM1 current consumption.  Updated cover in 2 pages.  Update cover replacing for SPI 'up to 50 Mbit/s' by 'up to 54 Mbit/s'.
06-May-2016	3	Updated Table 2: STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx features and peripheral counts GPIO number. Updated Table 13: STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx alternate function mapping adding CAN3_RX alternate function on PA8/AF11.
22-Dec-2016	4	Updated Table 98: Dynamics characteristics: Ethernet MAC signals for RMII.  Updated Table 72: ADC characteristics sampling rate.  Updated all the notes removing 'not tested in production'.  Updated Figure 46: SPI timing diagram - slave mode and CPHA = 0 and Figure 47: SPI timing diagram - slave mode and CPHA = 1(1) with modified NSS timing waveforms (among other changes).  Updated Table 122: LTDC characteristics clock output frequency at 65 MHz.  Updated Section 6.2: Absolute maximum ratings.  Updated Section 7: Package information adding information about other optional marking or inset/upset marks.

Table 141. Document revision history (continued)

Date	Revision	Changes
09-Aug-2017	5	Updated note 1 below all the package device marking figures. Updated cover title. Updated Section 1: Introduction. Updated Section 3.47: DSI Host (DSIHOST) video mode interface features. Added Table 9: DFSDM implementation. Updated Figure 11: STM32F76xxx LQFP100 pinout pin 43 and pin 44. Updated Table 65: I/O current injection susceptibility note by 'injection is not possible'. Updated Table 122: LTDC characteristics LTDC clock frequency at 83 MHz. Updated Table 72: ADC characteristics RADC min at 1.5 Kohm. Updated Figure 40: Recommended NRST pin protection note about the 0.1uF capacitor. Updated Table 83: DAC characteristics RLOAD feature.
11-Sep-2017	6	Added TFBGA100 package:  - Updated cover page.Updated Table 2: STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx features and peripheral counts.  - Updated Table 4: Regulator ON/OFF and internal reset ON/OFF availability.  - Added Figure 12: STM32F76xxx TFBGA100 pinout.  - Updated Table 11: STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx pin and ball definitions.  - Updated Table 17: General operating conditions.  - Updated Table 63: ESD absolute maximum ratings.  - Updated note below Figure 43: Power supply and reference decoupling (VREF+ not connected to VDDA).  - Updated note below Figure 44: Power supply and reference decoupling (VREF+ connected to VDDA).  - Added Section 7.3: TFBGA100 package information.  - Updated Table 7.3: Thermal characteristics.



Table 141. Document revision history (continued)

Date	Revision	Changes
		- Added Section 1: Introduction.
		- Updated:
		<ul> <li>Figure 3: STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx AXI-AHB bus matrix architecture(1) APB2 connection.</li> </ul>
		<ul> <li>Figure 25: STM32F765xx/STM32F767xx/STM32F777xx power supply scheme title.</li> </ul>
		<ul> <li>Section 5: Memory mapping.</li> </ul>
		<ul> <li>Figure 40: Recommended NRST pin protection note 2.</li> </ul>
		<ul> <li>Table 45: HSI oscillator characteristics note 1.</li> </ul>
		<ul> <li>Table 86: SPI dynamic characteristics.</li> </ul>
		<ul> <li>Table 99: Dynamics characteristics: Ethernet MAC signals for MII.</li> </ul>
11-Feb-2021	7	<ul> <li>Table 109: Synchronous multiplexed NOR/PSRAM read timings.</li> </ul>
		<ul> <li>Table 111: Synchronous non-multiplexed NOR/PSRAM read timings.</li> </ul>
		<ul> <li>Table 115: SDRAM read timings.</li> </ul>
		<ul> <li>Table 116: LPSDR SDRAM read timings.</li> </ul>
		<ul> <li>Table 119: QUADSPI characteristics in SDR mode.</li> </ul>
		<ul> <li>Table 120: QUADSPI characteristics in DDR mode.</li> </ul>
		<ul> <li>Table 124: Dynamic characteristics: SD / MMC characteristics,</li> <li>VDD=2.7V to 3.6V.</li> </ul>
		<ul> <li>Table 125: Dynamic characteristics: eMMC characteristics,</li> <li>VDD=1.71V to 1.9V.</li> </ul>
		<ul> <li>Section 7: Package information.</li> </ul>
		- Figure 95: UFBGA176+25 outline.



Table 141. Document revision history (continued)

Date	Revision	Changes
		Added the sections:
		Section 7.1: Device marking
		Section 9: Important security notice
		Updated the following sections:
		Section 1: Introduction to add ES0334.
		Section Table 2.: STM32F765xx, STM32F767xx, STM32F768Ax, and STM32F769xx features and peripheral counts (GPIO, SPI).
		Section 6.3.9: External clock source characteristics
		(High-speed external clock generated from a crystal/ceramic resonator,
		Low-speed external clock generated from a crystal/ceramic resonator).
		Section Table 123.: DFSDM measured timing 1.71-3.6V (DuCy <sub>CKOUT</sub> ).
		Section 3.26: Serial peripheral interface (SPI)/inter- integrated sound interfaces (I2S) (SPI2 and SPI3 values).
		Section 3.39: Random number generator (RNG) (Update of the RNG section).
		Section 6.3.7: Supply current characteristics (Update of I/O system current consumption).
03-Aug-2023	8	Section 6.3.17: EMC characteristics (Update of Section Table 62.: EMI characteristics for fHSE= 8 MHz and fCPU= 200MHz (Setting 2) and Section Table 61.: EMI characteristics for fHSE= 8 MHz and fCPU= 200MHz (Setting 1).
		Section 6.3.20: I/O port characteristics (Addition of a note).
		Section Figure 39.: I/O AC characteristics definition (Updated the text in the image).
		Section 6.3.7: Supply current characteristics (Replaced Typical connection diagram using the ADC by Section Figure 42.: Typical connection diagram when using the ADC with FT/TT pins featuring analog switch function).
		General update of package information:
		Section 7.2: LQFP100 package information (1L)
		Section 7.3: TFBGA100 package information (A08Q)
		Section 7.4: LQFP144 package information (1A)
		Section 7.5: LQFP176 package information (1T)
		Section 7.6: UFBGA(176+25) package information (A0E7)
		Section 7.9: TFBGA216 package information (A0L2)
		Updated the entire document with terminology changes.



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved