

Universidad Nacional Autonoma de Mexico Facultad de ingeniería



Diseño Digital VLSI

Grupo: 4

Práctica: 9

DISEÑO DE UN TRANSMISOR PARA COMUNICACIÓN SERIAL

Edgar Daniel Barcenas Martinez

OBJETIVO:

El alumno aprenderá como es la señalización para generar video VGA con el fin de comprender la funcionalidad del código que controla el mencionado tipo de señal de video.

ESPECIFICACIONES:

Utilizando un FPGA, un cable y pantalla VGA, se programará el controlador de video VGA, con la finalidad de proyectar una imagen estática.

Como se observa en el diagrama de bloques de la figura 10.1, el sistema tiene una entrada de reloj, y cinco salidas HS, VS, R, G y B.

DESARROLLO:

```
library ieee;
        use ieee.std_logic_1164.all;
 2
 3
        use ieee.numeric_std.all;
 4
 5
      ⊟entity vga is
 67
      ☐GENERIC( --Constantes para monitor VGA en 640x480
 8
                    CONSTANT h_pulse : INTEGER := 96;
 9
                   CONSTANT h_bp : INTEGER := 48;
                   CONSTANT h_pixels : INTEGER := 640;
CONSTANT h_fp : INTEGER := 16;
10
11
                   CONSTANT v_pulse : INTEGER := 2;
CONSTANT v_bp : INTEGER := 33;
12
13
14
                   CONSTANT v_pixels : INTEGER := 480;
15
                   CONSTANT v_fp : INTEGER := 10);
16
17
      □port (
                    clk50MHz: in std_logic;
                   red: out std_logic_vector (3 downto 0);
18
                   green: out std_logic_vector (3 downto 0);
blue: out std_logic_vector (3 downto 0);
19
20
21
                    h_sync: out std_logic;
22
23
                    v_sync: out std_logic);
24
        end entity vga;
25
26
27
      □architecture behavioral of vga is
28
29
30
            --Contadores
           signal h_period : INTEGER := h_pulse + h_bp + h_pixels + h_fp;
signal v_period : INTEGER := v_pulse + v_bp + v_pixels + v_fp;
signal h_count : INTEGER RANGE 0 TO h_period - 1 := 0;
31
32
            signal v_count : INTEGER RANGE 0 TO v_period - 1 := 0;
            signal reloj_pixel, display_ena : std_logic;
33
34
            signal column : INTEGER RANGE 0 TO h_period - 1 := 0;
35
            signal row : INTEGER RANGE 0 TO v_period - 1 := 0;
36
```

```
37
         ⊟begin
 38
                  A: process (clk50MHz) is
         0-0
 39
                 begin
   if rising_edge(clk50MHz) then
     reloj_pixel <= not reloj_pixel;</pre>
 40
 41
 42
43
44
45
                 end process A; -- 25mhz
         10-00-0-0-0
 46
                  contadores : process (reloj_pixel) -- H_periodo=800, V_periodo=525
                 begin
   if rising_edge(reloj_pixel) then
      if h_count<(h_period-1) then
        h_count<=h_count+1;</pre>
 48
 49
50
51
52
53
54
55
56
57
58
59
                            else
                                 h_count<=0;
                                 if v_count<(v_period-1) then
                                       v_count<=v_count+1;
                                 v_count<=0;
end if;
                       end if;
end if;
 60
                  end process contadores;
 61
                  senial_hsync : process (reloj_pixel) --h_pixel+h_fp+h_pulse= 784
 62
                 begin
  if rising_edge(reloj_pixel) then
    if h_count>(h_pixels + h_fp) or
        h_count>(h_pixels + h_fp + h_pulse) then
        h_sync<='0';</pre>
 63
64
65
66
67
68
69
70
71
72
         -0-0-0-
                                h_sync<='1';
                       end if;
end if;
                  end process senial_hsync;
                 senial_vsync : process (reloj_pixel) --vpixels+v_fp+v_pulse=525
begin --checar si se en parte visible es 1 o 0
   if rising_edge(reloj_pixel) then
      if v_count>(v_pixels + v_fp) or
            v_count>(v_pixels + v_fp + v_pulse) then
            v_sync<='0';
else</pre>
 74
75
         76
77
         78
79
         占
 80
                             else
 81
                                  v_sync<='1';
                       end if;
end if;
 82
 83
 84
                  end process senial_vsync;
 85
                  coords_pixel: process(reloj_pixel)
 86
         ᆸ
                  begin --asignar una coordenada en parte visible
   if rising_edge(reloj_pixel) then
    if (h_count < h_pixels) then</pre>
 87
 88
         89
         90
                                  column <= h_count;
                             end if;
if (v_count < v_pixels) then
 91
          92
                       row <= v_count;
end if;
end if;
 93
 94
 95
 96
                  end process coords_pixel;
 97
                  generador_imagen: PROCESS(display_ena, row, column)
variable contador:integer range 300 to 500 :=300;
variable contador1:integer range 350 to 600 := 350;
 98
         99
100
101
102
103
                  if rising_edge(reloj_pixel) then
  contador:=contador +1;
         104
105
                       contador1:=contador1 +1;
```

```
elsif ((row > 300 and row <350) and (column>450 and column<500)) THEN
    red <= (OTHERS => '0');
    green<=(OTHERS => '1');
    blue<=(OTHERS => '0');
elsif ((row > 300 and row <350) and (column>550 and column<600)) THEN
    red <= (OTHERS => '0');
    green<=(OTHERS => '0');
    blue<=(OTHERS => '0');
    blue<=(OTHERS => '1');
else
112
114
115
116
         占
117
119
120
          占
                               else
                                    red <= (OTHERS => '0');
green <= (OTHERS => '0');
blue <= (OTHERS => '0');
121
122
123
124
125
                               end if:
          ELSE
126
127
128
                              red<= (OTHERS => '0');
green <= (OTHERS => '0');
blue<= (OTHERS => '0');
129
130
                   END PROCESS generador_imagen;
131
           display_enable: process(reloj_pixel) --- h_pixels=640; y_pixeles=480
132
133
                   begin
if rising_edge(reloj_pixel) then
134
          日十日
                               if (h_count < h_pixels AND v_count < v_pixels) THEN
  display_ena <= '1';</pre>
135
136
                               else
137
138
                                    display_ena <= '0';
                         end if;
end if;
139
140
141
                    end process display_enable;
142
              end behavioral;
```

Practica Complementaria:

```
library ieee;
 2
    use ieee.std_logic_1164.all;
 3
    use ieee.numeric_std.all;
    entity practica10
     GENERIC (--- Constantes para monitor VGA en 640x480
 6
     CONSTANT h_pulse : INTEGER := 96;
     CONSTANT h_bp : INTEGER := 48;
10
     CONSTANT h_pixels : INTEGER := 640;
11
     CONSTANT h_fp : INTEGER := 16;
12
     CONSTANT v_pulse : INTEGER := 2;
13
     CONSTANT v_bp : INTEGER := 33;
14
     CONSTANT v_pixels : INTEGER := 480;
15
     CONSTANT v_fp : INTEGER := 10
16
17
     port ( clk50MHz: in std_logic;
18
     red: out std_logic_vector (3 downto 0);
19
     green: out std_logic_vector (3 downto 0);
     blue: out std_logic_vector (3 downto 0);
20
21
     h_sync: out std_logic;
22
     v_sync: out std_logic );
23
    end entity practica10;
24
25
    architecture Behavioral OF practica10 IS
26
    component divisor is
27
                    Generic ( N : integer := 24);
28
                    Port ( clk : in std logic;
29
                                     div_clk : out std_logic);
30
            end component;
```


```
31 ▼ -- Contadores
       signal reloj_pixel :std_logic;
       signal cuenta:std_logic;
       signal display_ena: std_logic;
       signal column: integer;
       signal row: integer;
      signal h_period : INTEGER := h_pulse + h_bp + h_pixels + h_fp;
signal v_period : INTEGER := v_pulse + v_bp + v_pixels + v_fp;
signal h_count : INTEGER RANGE 0 TO h_period - 1 := 0;
       signal v_count : INTEGER RANGE 0 TO v_period - 1 := 0;
       signal CLK:std_logic;
       begin
43 E1: divisor generic map(20) port map (clk50MHz,CLK);
44 v rel: process (clk50MHz) is
       begin
       if rising_edge(clk50MHz) then
       reloj_pixel <= not reloj_pixel;</pre>
      end if;
       end process rel; - 25mhz
       contadores : process (reloj_pixel) -- H_periodo=800, V_periodo=525
       if rising_edge(reloj_pixel) then
if h_count<(h_period-1) then</pre>
54
55
56
       h_count<=h_count+1;
       h_count<=0;
if v_count<(v_period-1) then</pre>
       v_count<=v_count+1;
       v_count<=0;
      end if;
end if;
       end if;
       end process contadores;
        senial_hsync : process (reloj_pixel) --h_pixel+h_fp+h_pulse= 784
       begin
       if rising_edge(reloj_pixel) then
if h_count>(h_pixels + h_fp) or
h_count>(h_pixels + h_fp + h_pulse) then
h_sync<='0';</pre>
       h_sync<='1';
       end if;
end if;
       end process senial_hsync;
       senial_vsync : process (reloj_pixel) --vpixels+v_fp+v_pulse=525
79
       begin —checar si se en parte visible es 1 o 0
      if rising_edge(reloj_pixel) then
if v_count>(v_pixels + v_fp) or
v_count>(v_pixels + v_fp + v_pulse) then
v_sync<='0';</pre>
       v_sync<='1';
       end if;
end if;
88
       end process senial_vsync;
       coords pixel: process(reloj pixel)
90
       begin —asignar una coordenada en parte visible
       if rising_edge(reloj_pixel) then
if (h_count < h_pixels) then</pre>
       column <= h_count;</pre>
       end if;
           (v_count < v_pixels) then
       row <= v_count;
end if;</pre>
```


```
end if;
end if;
99
      end process coords_pixel;
100
101
      generador_imagen: PROCESS(display_ena, row, column)
103
       -arriba
104
      variable contador1: integer range 300 to 500:=300;
105
      variable contador2: integer range 350 to 600:=350;
106
      —a la derecha
      variable contador3: integer range 450 to 550:=450;
      variable contador4: integer range 500 to 650:=500;
      --abajo
110
      variable contador5: integer range 100 to 300:=300;
      variable contador6: integer range 150 to 350:=350;
     --contador
if rising_edge(CLK) then
     -arriba
       contador1:=contador1+1;
        contador2:=contador2+1;
118
    -a lado
        contador3:=contador3+1;
         contador4:=contador4+1;
121
       abajo
122
         contador5:=contador5-1;
         contador6:=contador6-1;
124
    end if;
      IF(display_ena = '1') THEN
125
126
      -rojo
```

```
126
         -rojo
         if ((row > contador1 and row <contador2) and</pre>
127
         (column>350 and column<400)) THEN
128
         red <= (OTHERS => '1');
green<=(OTHERS => '0');
blue<=(OTHERS => '0');
129
130
131
132
         -verde
        elsif ((row > 300 and row <350) and
(column>contador3 and column<contador4)) THEN
red <= (OTHERS => '0');
green<=(OTHERS => '1');
133
134
135
136
         blue<=(OTHERS => '0');
137
138
         -azul
         elsif ((row > contador5 and row <contador6) and
139
         (column>550 and column<600)) THEN
140
         red <= (OTHERS => '0');
green<=(OTHERS => '0');
141
142
         blue <= (OTHERS => '1');
143
144
         -fondo
145
         elsif contador1<300 then
         red <= (OTHERS => '1');
green <= (OTHERS => '1');
blue <= (OTHERS => '1');
146
147
148
         elsif contador1<400 then
149
         red <= (OTHERS => '1');
green <= (OTHERS => '0');
         blue <= (OTHERS => '1');
         elsif contador2<500 then
         red <= (OTHERS => '1');
green <= (OTHERS => '1');
154
155
         blue <= (OTHERS => '0');
156
```

```
red <= (OTHERS => '0');
green <= (OTHERS => '0');
blue <= (OTHERS => '0');
         end if;
         ELSE
        red<= (OTHERS => '0');
green <= (OTHERS => '0');
blue<= (OTHERS => '0');
         END IF;
170
171
         END PROCESS generador_imagen;
         display_enable: process(reloj_pixel) -- h_pixels=640; y_pixeles=480
         begin
        if rising_edge(reloj_pixel) then
if (h_count < h_pixels AND v_count < v_pixels) THEN
display_ena <= '1';</pre>
174
176
178
         display_ena <= '0';</pre>
        end if;
end if;
         end process display_enable;
183 end architecture Behavioral;
```

Resultados:





CONCLUSIONES:

En esta práctica aprendí a programar un controlador de video VGA, en el cual aprendi a generar una imagen estática. Aprendí el funcionamiento de las señales de video VGA para poder mostrar imágenes y video.