

Universidad Nacional Autonoma de Mexico Facultad de ingeniería



Diseño Digital VLSI

Grupo: 4

Práctica: 5

DISEÑO DEL CONTROL DE SENSORES ULTRASÓNICO

Edgar Daniel Barcenas Martinez

OBJETIVO:

El alumno aprenderá a diseñar mediante la utilización de atributos a señales ('HIGH) y tipos de variables (UNSIGNED) el control de un sensor ultrasónico (HC-SR04).

ESPECIFICACIONES:

Diseñar un circuito utilizando FPGA que se encargue de calcular la distancia de un obstáculo por medio de un sensor ultrasónico (HC-SR04), y observar los resultados de distancia por medio de 2 displays de 7 segmentos. La figura 7.1 muestra el diagrama a bloques del sistema.

DESARROLLO:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
                 use IEEE.NUMERIC_STD.ALL;
            ⊟entity sonicos is
⊟ Port (clk: in STD_LOGIC;
              sensor_disp: out STD_LOGIC;
sensor_eco: in STD_LOGIC;
anodos: out STD_LOGIC_VECTOR (3 downto 0);
segmentos: out STD_LOGIC_VECTOR (7 downto 0));
                                                                                                                                                                                                                                                             E
   6
            end sonicos;
10
           Lend sonicos;


□ architecture Behavioral of sonicos is

signal cuenta: unsigned(16 downto 0) := (others => '0');
signal centimetros: unsigned(15 downto 0) := (others => '0');
signal centimetros_unid: unsigned(3 downto 0) := (others => '0');
signal centimetros_dece: unsigned(3 downto 0) := (others => '0');
signal sal_unid: unsigned(3 downto 0) := (others => '0');
signal sal_dece: unsigned(3 downto 0) := (others => '0');
signal digito: unsigned(3 downto 0) := (others => '0');
signal eco_pasado: std_logic := '0';
signal eco_sinc: std_logic := '0';
signal eco_nsinc: std_logic := '0';
signal espera: std_logic:= '0';
signal espera: std_logic:= '0';
signal siete_seg_cuenta: unsigned(15 downto 0) := (others => '0')
11
15
17
18
19
20
21
22
23
             signal espera: std_logic:= 0;
signal siete_seg_cuenta: unsigned(15 downto 0) := (others => '0');
 24
            ⊟begin
               anodos(1 downto 0)<= "11";
          i siete_seg: process(clk)
28
29
30
31
          ☐ if rising_edge(clk) then
☐ if siete_seg_cuenta(siete_seg_cuenta'high) = '1' then
☐ digito <= sal_unid;
☐ anodos(3 downto 2) <= "01";
32
33
34
35
36
37
38
39
40
                  digito <= sal_dece;
                  anodos(3 downto 2) <= "10";
                  siete_seg_cuenta <= siete_seg_cuenta +1;</pre>
                  end if;
                  end process;
          Trigger:process(clk)
| begin
| if rising_edge(clk) then
| if espera = '0' then
| if cuenta = 500 then
| sensor_disp <= '0';
| espera <= '1';
41 42
44
45
46
47
48
49
50
51
                  espera <=
                  cuenta <= (others => '0');
           else
                  sensor_disp <= '1';
                  cuenta <= cuenta+1;
end if;</pre>
                                                                . . .
                                                                                                                 . . . .
```

```
end if;
    52
     53
                 □ elsif eco_pasado = '0' and eco_sinc = '1' then

| cuenta <= (others => '0');
| centimetros <= (others => '0');
| centimetros_unid <= (others => '0');
| centimetros_dece <= (others => '0');
| elsif eco_pasado = '1' and eco_sinc = '0' then
| sal_unid <= centimetros_unid;
| sal_dece <= centimetros_dece;
| elsif cuenta = 2900*2-1 then
| if centimetros_unid = 9 then
| centimetros_unid <= (others => '0');
     57
    58
     59
    60
    61
    62
    63
                         centimetros_unid <= (others => '0');
centimetros_dece <= centimetros_dece + 1;
    64
    65
    66
                  ⊨ else
                         centimetros_unid <= centimetros_unid + 1;</pre>
    67
    68
                         end if;
                 centimetros <= centimetros + 1;
cuenta<= (others => '0');
if centimetros = 3448 then
espera <= '0';
    69
    70
    71
72
73
74
75
76
77
78
                         end if;
                  ⊟ else
                         cuenta <= cuenta + 1;
                         end if;
                         eco_pasado<= eco_sinc;
                         eco_sinc <= eco_nsinc;
    79
                         eco_nsinc <= sensor_eco;
    80
                         end if;
    81
                         end process;
                        cuenta <= cuenta + 1;
   76
77
                         end if;
                         eco_pasado<= eco_sinc;
   78
79
                         eco_sinc <= eco_nsinc;
                         eco_nsinc <= sensor_eco;
                        end if;
end process;
   80
   81
   82
                 Decodificador: process (digito)
   83
               begin

if digito=X"0" then segmentos <= X"81";
elsif digito=X"1" then segmentos <= X"49";
elsif digito=X"2" then segmentos <= X"49";
elsif digito=X"3" then segmentos <= X"61";
elsif digito=X"4" then segmentos <= X"61";
elsif digito=X"5" then segmentos <= X"33";
elsif digito=X"6" then segmentos <= X"25";
elsif digito=X"7" then segmentos <= X"05";
elsif digito=X"8" then segmentos <= X"F1";
elsif digito=X"8" then segmentos <= X"01";
elsif digito=X"8" then segmentos <= X"21";
elsif digito=X"a" then segmentos <= X"11";
elsif digito=X"b" then segmentos <= X"07";
elsif digito=X"c" then segmentos <= X"80";
elsif digito=X"c" then segmentos <= X"43";
elsif digito=X"c" then segmentos <= X"43";
elsif digito=X"c" then segmentos <= X"43";
elsif digito=X"c" then segmentos <= X"400";
elsif digito=X"c" then segmentos <= X"400";
                         begin
   85
   86
   87
   88
   93
   95
   96
   97
   98
   99
100
                 □ else
                  segmentos<= X"1D";
end if;
end process;
101
102
103
                    end Behavioral;
```



CONCLUSIONES: