


# LAB5 REPORT

## 1. Block design





#### 2. FPGA utilization



# 3. Explain the function of IP in this design Read romcode:

This module stands for the interface between firmware code bram and PS. This IP gets the firmware code from DDR memory in the PS side of the FPGA through Xilinx Interconnect IP using AXI master protocol. The way of doing this is as follow:

```
# Create np with 8K/4 (4 bytes per index) size and be initiled to 0
rom_size_final = 0

# Allocate dram buffer will assign physical address to ip ipReadROMCODE
npROM = allocate(shape=(ROM_SIZE >> 2,), dtype=np.uint32)

# Initial it by 0
for index in range (ROM_SIZE >> 2):
    npROM[index] = 0

npROM_offset = 0
npROM_offset = 0
npROM_offset = 0
fiROM = open("counter_wb.hex", "r+")
#fiROM = open("counter_la.hex", "r+")
#fiROM = open("gcd_la.hex", "r+")

ROM_SIZE = 0x2000 #8K
```

We first allocate a space (8KB) in DDR memory to store the firmware code (in the case above, counter\_wb.hex). After reseting the values in this space, PS opens the firmware code file then transfers firmware code to this dram buffer.

```
for line in fiROM:
       # offset header
if line.startswith('@'):
              # Ignore first char @
npROM_offset = int(line[i:].strip(b'\x00'.decode()), base = 16)
npROM_offset = npROM_offset >> 2 # 4byte per offset
#print (npROM_offset)
npROM_index = 0
               continue
        #print (line)
       # We suppose the data must be 32bit alignment buffer = 0 \,
        buffer = 0
bytecount = 0
       oytecount = q
for line_byte in line.strip(b'\x00'.decode()).split():
    buffer += int(line_byte, base = 16) << (8 * byteco
bytecount += 1
    # Collect 4 bytes, write to npROM</pre>
                      bytecount == 4):
npROM[npROM_offset + npROM_index] = buffer
# Clear buffer and bytecount
buffer = 0
buffering
               if(bytecount
                      bytecount = 0
npROM_index += 1
#print (npROM_index)
                       continue
        # Fill rest data if not alignment 4 bytes
       if (bytecount != 0):
    npROM[npROM_offset + npROM_index] = buffer
    npROM_index += 1
fiROM.close()
rom_size_final = npROM_offset + npROM_index
#print (rom_size_final)
 #for data in npROM:
# print (hex(data))
```

For the firmware code blocks in .hex file (started with @address), PS will first calculate where should we put these codes in dram, i.e. the offset of the memory address of dram buffer. Next, PS will align the codes into 32bit and store it into the corresponding space in dram (npROM) in contiguous manner. After storing all codes, PS will calculate the total size of the firmware code in order to tell PL side the memory space to collect the firmware code.

```
# 0x00 : Control signals

# bit 0 - ap_start (Read/Write/COH)

# bit 1 - ap_done (Read/COR)

# bit 2 - ap_idle (Read)

# bit 3 - ap_ready (Read)

# bit 7 - auto_restart (Read/Write)

# others - reserved

# 0x10 : Data signal of romcode

bit 31-0 - romcode[31:0] (Read/Write)

# 0x14 : Data signal of romcode

# bit 31-0 - romcode[63:32] (Read/Write)

# 0x12 : Data signal of length_r

# bit 31-0 - length_r[31:0] (Read/Write)

# Program physical address for the romcode base address

ipReadROMCODE.write(0x14, 0)

# Program length of moving data

ipReadROMCODE.write(0x14, 0)

# ipReadROMCODE.start to move the data from rom_buffer to bram

ipReadROMCODE.write(0x00, 1) # IP Start

while (ipReadROMCODE.read(0x00) & 0x04) == 0x00: # wait for done

continue

print("Write to bram done")
```

PS tell the read\_romcode IP the starting address (npROM.device\_address) and the code length (rom\_size\_final) of the firmware code through axilite protocol. After PS pull up the start bit of read\_romcode, the IP will start its task:

```
// Check length parameter can't over than CODE_SIZE/4
if(Length > (CODE_SIZE/sizeof(int))
    length = CODE_SIZE/sizeof(int);
int i;
// load ROMCODE
for(i = 0; i < length; i++) {
    #pragma HLS PIPELINE
    internal_bram[i] = romcode[i];
}
return;
}</pre>
```

which is clipping the code length to maximum storage space of bram, collecting the firmware code by calling romcode[index] and storing it into the bram by assigning the value to internal\_bram[index]. In short, the read\_romcode IP is for obtaining firmware codes from PS side and storing it into the bram in PL side.

#### ResetControl(output pin):

In the system, there are two reset control blocks. One is the Process System Reset block which is the predefined IP in Vivado. The other is the HLS generated output\_pin block. The output\_pin block will control the reset signal specially for caravel SoC block, while the Process System Reset block will produce the reset signal for all the other IP blocks in the system (including output\_pin block).

```
# Release Caravel reset
# 0x10 : Data signal of outpin_ctrl
# bit 0 - outpin_ctrl[0] (Read/Write)
# others - reserved
print (ipOUTPIN.read(0x10))|
ipOUTPIN.write(0x10, 1)
print (ipOUTPIN.read(0x10))
```

For the output pin block, the output reset signal is controlled by PS through AXI

lite protocol. Initially, the output reset signal is at LOW (reset stage). When PS overwrites the data signal of outpin\_ctrl in output\_pin block to HIGH, the reset signal will be modified according to the value of outpin\_ctrl, releasing the reset of caravel SoC.

#### Caravel\_ps:

In order to observe the internal status of caravel SoC, we need an interface that can read the signal outputted from the SoC (mprj IO).

Caravel\_ps block is used as an interface between the mprj IO from the SoC and the Process System M\_AXI\_GPO ports of AXI lite. PS can use AXI lite read operation to access the output mprj ports (mprj\_out, mprj\_en) of the caravel SoC or write operation to overwrite the input mprj ports (mprj\_in) of the caravel SoC.

#### Spiflash:

The spiflash IP build by Verilog code is used as the interface between firmware code bram and caravel SoC. When caravel SoC needs to execute the firmware code, spiflash reads the data from bram and transfers the stored data to caravel SoC with its serial flash port (flash\_io1). The data transmission started right after the reset signal for caravel SoC is released.

## 4. Jupyter notebook execution result:

#### Counter wb:

```
ol = Overlay("./caravel_fpga.bit")
#ol.ip_dict

rom_size_final = npROM_offset + npROM_index
print (rom_size_final)

#for data in npROM:
# print (hex(data))
301
```

```
# 0x00 : Control signals

# bit 0 - ap start (Read/Write/COH)

# bit 1 - ap done (Read/COR)

# bit 2 - ap idle (Read)

# bit 3 - ap ready (Read)

# bit 31 - a romeode (Read/Write)

# 0x10 : Data signal of romeode

# bit 31 - a romeode (31:3) (Read/Write)

# 0x12 : Data signal of ps mprj in

# bit 31 - a romeode (31:32) (Read/Write)

# porgram physical address for the romeode base address ipheadROWCODE write(0x10, npROM.device_address) ipheadROWCODE.write(0x10, npROM.device
```

0x10 = 0x0 0x14 = 0x0 0x1c = 0x8 0x20 = 0x0 0x34 = 0xfffffff7 0x38 = 0x3f

```
# Release Caravel reset

# 0x10 : Data signal of outpin_ctrl

# bit 0 - outpin_ctrl[0] (Read/Write)

# others - reserved

print (ipOUTPIN.read(0x10))

ipOUTPIN.write(0x10, 1)

print (ipOUTPIN.read(0x10))
```

0 1

```
# Check MPRJ_IO input/out/en

# 0x10 : Data signal of ps_mprj_in

# bit 31-0 - ps_mprj_in[31:0] (Read/Write)

# 0x14 : Data signal of ps_mprj_in

# bit 5-0 - ps_mprj_in[37:32] (Read/Write)

# others - reserved

# 0x1c : Data signal of ps_mprj_out[31:0] (Read)

# 0x20 : Data signal of ps_mprj_out[31:0] (Read)

# 0x20 : Data signal of ps_mprj_out[31:0] (Read)

# 0x34 : Data signal of ps_mprj_out[37:32] (Read)

# others - reserved

# 0x34 : Data signal of ps_mprj_en

# bit 31-0 - ps_mprj_en[31:0] (Read)

# 0x38 : Data signal of ps_mprj_en

# 0x38 : Data signal of ps_mprj_en

# 0x38 : Data signal of ps_mprj_en

# others - reserved

print ("0x10 = ", hex(ipPS.read(0x10)))

print ("0x10 = ", hex(ipPS.read(0x20)))

print ("0x20 = ", hex(ipPS.read(0x30)))

print ("0x34 = ", hex(ipPS.read(0x30)))

print ("0x34 = ", hex(ipPS.read(0x30)))

print ("0x34 = ", hex(ipPS.read(0x30)))
```

0x10 = 0x0 0x14 = 0x0 0x1c = 0xab610008 0x20 = 0x2 0x34 = 0xfff7 0x38 = 0x37

### Counter\_la:

```
ol = Overlay("./caravel_fpga.bit")
    #ol.ip_dict
     npROM_index = 0
   npROM_offset = 0
#fiROM = open("counter_wb.hex", "r+")
fiROM = open("counter_la.hex", "r+")
#fiROM = open("gcd_la.hex", "r+")
    fiROM.close()
     rom_size_final = npROM_offset + npROM_index
     print (rom_size_final)
    #for data in npROM:
# print (hex(dat
                print (hex(data))
     424
 # 0x00 : Control signals

# bit 0 - ap_start (Read/Write/COH)

# bit 1 - ap_done (Read/COP)

# bit 2 - ap_idle (Read)

# bit 3 - ap_ready (Read)

# bit 7 - auto_restart (Read/Write)

# bit 8 - ap_ready (Read)

# bit 10 - auto_restart (Read/Write)

# 0x10 : Data signal of romcode

# bit 31-0 - romcode[31:0] (Read/Write)

# bit 31-0 - romcode[63:32] (Read/Write)

# bit 31-0 - length_r[31:0] (Read/Write)

# bit 31-0 - length_r[31:0] (Read/Write)
  # Program physical address for the romcode base address 
ipReadRONCODE.urite(0x10, npROM.device_address) 
ipReadRONCODE.urite(0x14, 0) 
# Program Length of moving data 
ipReadRONCODE.urite(0x1C, rom_size_final)
  # ipReadROMCODE start to move the data from rom_buffer to bram ipReadROMCODE.write(0x00, 1) # IP Start while (ipReadROMCODE.read(0x00) & 0x04) == 0x00: # wait for done continue
  print("Write to bram done")
  Write to bram done
# Check MPR] IO input/out/en

# 0x10 : Data signal of ps_mprj_in

bit 31-0 - ps_mprj_in[31:0] (Read/Write)

# 0x14 : Data signal of ps_mprj in

bit 5-0 - ps_mprj_in[37:32] (Read/Write)

others - reserved

# 0x1c : Data signal of ps_mprj_out

bit 31-0 - ps_mprj_out[31:0] (Read)

# 0x20 : Data signal of ps_mprj_out

bit 5-0 - ps_mprj_out[37:32] (Read)

others - reserved

# 0x34 : Data signal of ps_mprj_en

bit 31-0 - ps_mprj_en[31:0] (Read)

# 0x38 : Data signal of ps_mprj_en

bit 5-0 - ps_mprj_en[31:0] (Read)

# 0x38 : Data signal of ps_mprj_en

bit 5-0 - ps_mprj_en[37:32] (Read)

others - reserved
   print ("0x10 = ", hex(ipPS.read(0x10)))
print ("0x14 = ", hex(ipPs.read(0x14)))
print ("0x1c = ", hex(ipPs.read(0x1c)))
print ("0x20 = ", hex(ipPs.read(0x20)))
print ("0x34 = ", hex(ipPs.read(0x34)))
print ("0x38 = ", hex(ipPs.read(0x38)))
   0x10 = 0x0

0x14 = 0x0

0x1c = 0x8

0x20 = 0x0

0x34 = 0xfffffff7

0x38 = 0x3f
  # Release Caravel reset
# 0x10 : Data signal of outpin_ctrl
# bit 0 - outpin_ctrl[0] (Read/Write)
# others - reserved
     print (ipOUTPIN.read(0x10))
   ipOUTPIN.write(0x10, 1)
print (ipOUTPIN.read(0x10))
```

```
# Check MPRJ IO input/out/en
# 0x10 : Data signal of ps_mprj_in
bit 31-0 - ps_mprj_in[31:0] (Read/Write)
# 0x14 : Data signal of ps_mprj_in
# bit 5-0 - ps_mprj_in[31:0] (Read/Write)
# others - reserved
# 0x1c : Data signal of ps_mprj_out
# bit 31-0 - ps_mprj_out[31:0] (Read)
# 0x2e : Data signal of ps_mprj_out
# bit 5-0 - ps_mprj_out[31:0] (Read)
# 0x34 : Data signal of ps_mprj_en
# bit 31-0 - ps_mprj_en[37:32] (Read)
# 0x38 : Data signal of ps_mprj_en
# bit 31-0 - ps_mprj_en[31:0] (Read)
# 0x38 : Data signal of ps_mprj_en
# bit 5-0 - ps_mprj_en[37:32] (Read)
# 0x38 : Data signal of ps_mprj_en
# bit 5-0 - ps_mprj_en[37:32] (Read)

# others - reserved

print ("0x10 = ", hex(ipPS.read(0x10)))
print ("0x10 = ", hex(ipPS.read(0x10)))
print ("0x10 = ", hex(ipPS.read(0x30)))
print ("0x34 = ", hex(ipPS.read(0x30)))
print ("0x34 = ", hex(ipPS.read(0x30)))
print ("0x38 = ", hex(ipPS.read(0x30)))

0x10 = 0x0
0x14 = 0x0
0x14 = 0x0
0x24 = 0x36
0x34 = 0x36
```

## gcd\_la:

```
ol = Overlay("./caravel_fpga_gcd.bit")
#ol.ip_dict

npROM_index = 0
npROM_offset = 0
#fiROM = open("counter_wb.hex", "r+")
#fiROM = open("counter_La.hex", "r+")
fiROM = open("gcd_la.hex", "r+")

fiROM.close()

rom_size_final = npROM_offset + npROM_index
print (rom_size_final)
```

#for data in npROM:
# print (hex(data))

481

```
# 0x00 : Control signals

# bit 0 - ap_start (Read/Write/COH)

# bit 1 - ap_done (Read/COR)

# bit 2 - ap_idle (Read)

# bit 3 - ap_ready (Read)

# bit 7 - auto_restart (Read/Write)

# bit 7 - auto_restart (Read/Write)

# others - reserved

# 0x10 : Data signal of romcode

# bit 31-0 - romcode[31:0] (Read/Write)

# bit 31-0 - romcode[33:2] (Read/Write)

# bit 31-0 - tomcode[31:2] (Read/Write)

# bit 31-0 - tomcode[31:2] (Read/Write)

# program physical address for the romcode base address ipReadROMCODE.write(0x10, npROM.device_address) ipReadROMCODE.write(0x10, npROM.device_address) ipReadROMCODE.write(0x10, rom_size_final)

# ipReadROMCODE write(0x10, rom_size_final)

# ipReadROMCODE write(0x10, rom_size_final)

# ipReadROMCODE.write(0x00, 1) # If Start

while (ipReadROMCODE.read(0x00) & 0x04) == 0x00: # wait for done continue

print("Write to bram done")
```

Write to bram done

```
# Check MPRJ_IO input/out/en

# 0x10 : Data signal of ps_mprj_in

bit 31-0 - ps_mprj_in[31:0] (Read/Write)

# 0x14 : Data signal of ps_mprj_in

# bit 5-0 - ps_mprj_in[37:32] (Read/Write)

# bit 5-0 - ps_mprj_in[37:32] (Read/Write)

# 0x1c : Data signal of ps_mprj_out

# 0x2c : Data signal of ps_mprj_out

# 0x2c : Data signal of ps_mprj_out

# bit 5-0 - ps_mprj_out[37:32] (Read)

# 0x3d : Data signal of ps_mprj_en

# bit 5-0 - ps_mprj_en[37:32] (Read)

# others - reserved
         print ("0x10 = ", hex(ipPS.read(0x10)))
print ("0x14 = ", hex(ipPS.read(0x14)))
print ("0x12 = ", hex(ipPS.read(0x12)))
print ("0x20 = ", hex(ipPS.read(0x20)))
print ("0x34 = ", hex(ipPS.read(0x34)))
print ("0x38 = ", hex(ipPS.read(0x38)))
         0x10 = 0x0

0x14 = 0x0

0x1c = 0x8

0x20 = 0x0

0x34 = 0xfffffff7

0x38 = 0x3f
   # Release Caravel reset
# 0x10 : Data signal of outpin_ctrl
bit 0 - outpin_ctrl[0] (Read/Write)
others - reserved
       print (ipOUTPIN.read(0x10))
ipOUTPIN.write(0x10, 1)
print (ipOUTPIN.read(0x10))
# Check MPRJ_IO input/out/en
# 0x10 : Data signal of ps_mprj_in
bit 31-0 - ps_mprj_in[31:0] (Read/Write)
# 0x14 : Data signal of ps_mprj_in
# bit 5-0 - ps_mprj_in[37:32] (Read/Write)
others - reserved
# 0x1c : Data signal of ps_mprj_out
bit 31-0 - ps_mprj_out[31:0] (Read)
# 0x2c : Data signal of ps_mprj_out
# bit 5-0 - ps_mprj_out[37:32] (Read)
others - reserved
# 0x34 : Data signal of ps_mprj_en
# 0x34 : Data signal of ps_mprj_en
# bit 31-0 - ps_mprj_en[31:0] (Read)
# 0x38 : Data signal of ps_mprj_en
# bit 5-0 - ps_mprj_en[37:32] (Read)
# others - reserved
# bit 5-0 - ps_mprj_en[37:32] (Read)
# others - reserved
       print ("0x10 = ", hex(ipPS.read(0x10)))
print ("0x14 = ", hex(ipPS.read(0x14)))
print ("0x1c = ", hex(ipPS.read(0x1c)))
print ("0x20 = ", hex(ipPS.read(0x20)))
print ("0x34 = ", hex(ipPS.read(0x34)))
print ("0x38 = ", hex(ipPS.read(0x38)))
```

0x10 = 0x0 0x14 = 0x0 0x1c = 0xab510041 0x20 = 0x0 0x34 = 0x0 0x38 = 0x3f