



# E-Learning — VELS Specification of the VELS tasks

Project: E-Learning – VELS

Author(s): Martin Mosbeck, Hedyeh Kholerdi

Reviewer: Axel Jantsch

Version:

Date: December 29, 2016

Copyright: TU Wien,
Institute of Computer Technology

### Contents

1.	Specification Overview	1
2.	Truth Table	3
3.	Gates	4
4.	PWM(Pulse-Width Modulation) Generator	5
<b>5.</b>	Arithmetic	6
6.	FSM(Finite State Machine)	7
7.	CRC(Cyclic Redundancy Check Generator)	8
8.	ALU	9
9.	ROM	11
10	RAM	13

Version	Autor	Date	Comment
0.1	Martin Mosbeck	06.10.2016	New document, seperated from VELS Specification
0.2	Hedyeh Kholerdi	07.11.2016	Added Tasks ALU,ROM,RAM

### 1. Specification Overview

This document aims to specify the tasks and the interaction and processes which are involved for the VELS system. Tasks are dynamically generated using a task template and parameters. If a student wants a new task the parameters are randomly chosen and inserted into the template. The general goal is that every student of a unique course year gets a similar, but not identical task.

After submission the student's task solution will be checked via a dynamically generated testbench. Before testing, the entity is compiled to check for syntax errors. The testbench feeds the student's design, the UUT (Unit Under Test) with test vectors and compares the UUT's output to the desired output. To check the behavior of the UUT as best as possible and prevent the student to design a UUT that does only have the right behavior for a limited portion of the test vector space, the test vectors are randomly chosen from the test vector space. Furthermore every separate submission is checked by a different test vectors set, either by permuting, choosing a random portion of the test vector space or by varying the test duration. For the case that the testing of a UUT produces an endless loop, each task is tested with a simulation timeout.

To specify each task the following sequential notation is used:

### <Task Name>

sk rame/		
General Overview of the task, the intent and learning objec-		
tive.		
Which informations the student will get to solve the task.		
How the individual task for the student is created on the server.		
What the student has to submit.		
Testing How the student solution is tested on the server.		
Feedback What feedback the student gets after testing.		

A course is composed of a task queue that explicitly orders a selection of the available tasks. Creation and modification of this queue is done by the VELS Web Interface.

All files related to a task are located in a directory. This directory contains:

Minimal	
	• Generator executable: Generates random parameters for the task, creates entity and behavioral vhdl files and description test and pdf file for the student. Stores the individual task parameters in the <i>UserTasks</i> database table.
	• Tester executable: Given the individual task parameters, tries to compile the student's solution. Generates an individual test bench for the student's solution. Tests the solution and creates feedback text and files for the student.
Optional	
	• Scripts: Scripts that are called from the executables in order to aid the generation or test process
	• <b>Templates:</b> These files have to be filled with parameters and can be used to generate entity declarations, test benches or description texts and files for the students.
	• Static: These files are static for the task, therefore the same for every student.
	• Exam: Files that are needed for the VELS exam mode.

The following sections define a set of initial tasks for the VELS E-learning system. New tasks can be added at any time by a course operator via VELS direct server access.

### 2. Truth Table

Overview	The student has to program the behavior of an entity which be-
0 101 110	haves according to a given truth table. The student learns how
	computations on inputs can be done and and the proper output
	can be set.
Description	The student receives pdf file with a truth table for 4 inputs and 1
Bescription	output. It is noted that the task can be solved via look up table or
	prior simplification via KV (Karnaugh Veith) algorithm. The stu-
	dent receives a vhdl file with the entity declaration, which should
	not be changed and a vhdl file with for the student's behavioral
	implementation.
<u> </u>	*
Creation	In a 4 input system the truth table is composed of $N = 2^4$ rows.
	Therefore $2^N = 2^{16} = 65536$ possible truth tables can be created.
	In order to allow KV optimizations as a DNF(Disjunctive Normal
	Form) the truth table is generated and then checked if optimiza-
	tion is possible using the Quine–McCluskey algorithm.
Submission	The student has to submit his behavioral implementation vhdl file.
Testing	A testbench tests the students entity with all 16 possible input
	combinations and compares them to the given truth table via a
	lookup table.
Feedback	If the syntax analysis returned errors, they are sent to the student.
	If one of the tests results in a wrong result, the chosen operands
	and the proper result is sent to the student. The student is in-
	formed if his solution was proper or not.
1	

### 3. Gates

	m , 1 , 1 , 1 , 1 , 1 , 1 , 1 , 1 , 1 ,
Overview The student has to program the behavior of an entity w	
	haves according to a given gate network. The student learns how
	to use predefined components and connect them.
Description	The student receives a pdf file with a gate network as a picture.
	It is noted that the tasks should be solved using IEEE 1164 gates.
	The student receives a vhdl file with the entity declaration, which
	should not be changed and a vhdl file with for the behavioral
	implementation. The to be used IEEE 1164 gates are supplied in
	the form of the following files: a file for the entities, a file for the
	behavior and a package file.
Creation	The randomly generated gate network has the following properties:
010001011	The fantamity Senterated Swee network time the following properties:
	• 2 level depth
	• maximum of 4 gates per level
	maximum of 4 gates per lever
	• 4 inputs, 1 output
	• gate types: AND, NAND, OR, NOR, XOR, XNOR
	• every input can be negated
	The generated network is converted to a pdf file using LATEX.
Submission	The student has to submit his behavioral implementation vhdl file.
Testing	A testbench tests the students entity with all 16 possible input
_	combinations and compares the output them to server side calcu-
	lated proper values.
Feedback	If the syntax analysis returned errors, they are sent to the student.
	If one of the tests results in a wrong result, the chosen operands
	and the proper result is sent to the student. The student is in-
	formed if his solution was proper or not.
	The solution was proper of mov.

# 4. PWM(Pulse-Width Modulation) Generator

Overview	The student has to program the behavior of an entity which pro-
	duces a PWM signal with a given output frequency and a given
	duty cycle. The output PWM signal shall be generated with the
	help of a given input clock signal at 50 MHz. The student learns
	how to handle clock signals for output signal generation.
Description	The student receives information about what PWM is, the fre-
	quency of the input clock (50 MHz), the frequency of the desired
	PWM output signal and the desired duty cycle. The student re-
	ceives a vhdl file with the entity declaration, which should not be
	changed and a vhdl file with for the behavioral implementation.
	The student is informed that the use of the keywords 'after' and
	'wait' is prohibited for this task.
Creation	Both the output frequency and duty cycle are randomly generated.
	The input clock is fixed at 50 MHz.
Submission	The student has to submit his behavioral implementation vhdl file.
Testing	A test bench feeds the student's entity with the specified input
	frequency, tries to calculate a frequency and a duty cycle of the
	output signal and compares it to the specified frequency and duty
	cycle. Students' entities which use the keywords 'after' and 'wait'
	are rejected.
Feedback	If the syntax analysis returned errors, they are sent to the student.
	The students' PWM signal is tested for the specified frequency and
	duty cycle. If the solution is not proper, the student is informed
	of the measured values and receives a gtkwave file containing his
	output signal. If no continuous signal is detectable, the student is
	told so and also receives the gtkwave file. The student is informed
	if his solution was proper or not.
	I .

### 5. Arithmetic

Overview	The student has to program the behavior of an entity which acts
	as an adder or subtracter for 2 operands of a given bit width and a
	given number representation. The student learns how simple add
	and subtract operations can be implemented in hardware via vhdl
Description	The student receives which type of operation for which operand
1	bit length and number representation has to be implemented. The
	appropriate flags (carry, overflow) for the given operation are de-
	scribed. The student receives a vhdl file with the entity declara-
	tion, which should not be changed and a vhdl file the behavioral
G	implementation.
Creation	The operation, the bit width of the 2 operands and number rep-
	resentation is randomly chosen from the following choices:
	1 1:4:
	• addition or subtraction
	• ones' complement, two's complement or unsigned
	• both operands have the same length between 4 and 16 bit
	The appropriate flags are included as outputs of the predefined entity.
Submission	The student has to submit his behavioral implementation vhdl file.
Testing	A test bench tests the student's entity with random operands. All
resumg	
T 11 1	error cases (overflow, carry) are at least tested once.
Feedback	If the syntax analysis returned errors, they are sent to the student.
	If one of the tests results in a wrong result or the appropriate flags
	were not set, the chosen operands and the proper result including
	flags is sent to the student. The student is informed if his solution
	was proper or not.

### 6. FSM(Finite State Machine)

Overview	The student has to program the behavior of an entity which acts as	
	a Mealy Finite State Machine according to a given state diagram.	
	The student learns how a simple Mealy Finite State Machine can	
	be implemented with vhdl using synchronous design principles.	
Description	The student receives information about Finite State Machines and	
Description	synchronous design and a pdf file with a picture of a state diagram.	
	It is noted that the whole design should be programmed according	
	to synchronous design. The student receives a vhdl file with the	
	entity declaration, which should not be changed and a vhdl file	
	with the states predefined for the behavioral implementation.	
Creation	The randomly generated state diagram has the following proper-	
Creation	ties:	
	ues.	
	• 5 states	
	• 2 input bits, 2 output bits	
	For testing the state the state machine is in is also a entity output.	
	The generated state diagram is converted to a pdf file via LATEX.	
Submission	The student has to submit his behavioral implementation vhdl file.	
Testing	A test bench feeds the student's entity with inputs and checks	
	both output and state transitions. The state machine is tested	
	extensively to achieve 100% test coverage.	
Feedback	If the syntax analysis returned errors, they are sent to the student.	
	If the end state was not reached the student receives information	
	about the last valid state and the next expected state. The student	
	is informed if his solution was proper or not.	

# 7. CRC(Cyclic Redundancy Check Generator)

Ozvomeniowa	The student has to program the helpevier of an entity which were
Overview	The student has to program the behavior of an entity which gener-
	ates the CRC for data of a given bit width with a given generator
	polynomial. The student learns how shift register can be used for
	calculations.
Description	The student receives an explanation about CRC a bit width, a gen-
	erator polynomial and an example input and result. It is noted
	that shift registers should be used for implementation. The stu-
	dent receives a vhdl file with the entity declaration, which should
	not be changed and a vhdl file the behavioral implementation.
Creation	The generator polynom and the message bit length is randomly
	generated. The message bit length is chosen between 12 and 24
	bit, the generator polynomial degree is chosen between 5 and 11.
	It is assured that the degree of the generator polynomial is smaller
	than the message bit length.
Submission	The student has to submit his behavioral implementation vhdl file.
Testing	A test bench feeds the student's entity sequentially with multiple
	data words and checks the resulting CRC values.
Feedback	If the syntax analysis returned errors, they are sent to the student.
	If one of the tests results in a wrong CRC value, the chosen data,
	the wrong CRC and the proper solution are sent to the student.
	The student is informed if his solution was proper or not.

### 8. **ALU**

Overview	The student has to implement the behavior of ALU based on the instructions which are randomly chosen. The student learns how to prepare VHDL pre-defined components and also learns how to use inputs and outputs.
Description	The student receives a PDF file which describes the instructions and the chosen flag for each one. She has to write the code in a VHDL file with the entity declaration, and she should not change it.
Creation	Tasks are parametrized by the following parameters:
	• 4 instructions out of {ADD, SUB, AND, OR, XOR, Shift Left (SHL), Shift Right (SHR), Rotate Left (ROL), Rotate Right (ROR), comparator}
	• One instruction among ADD and SUB
	• Two instructions among AND, OR and XOR and comparator
	• One instruction among SHL, SHR, ROL and ROR
	• One flag out of {overflow, zero, sign, carry, odd parity}
	• one flag out of {overflow, zero, sign, carry} for ADD or SUB
	• one flag out of {zero, sign, odd parity} for AND, OR or XOR
	• the flag is updated for SHL, SHR, ROL, ROR and comparator during the operation
	• Rising or falling edge for the clock signal
	The length of data is 4 bits for all students.
Submission	The student has to submit her behavioral implementation VHDL file.
Testing	A test-bench is generated based on generated parameters. The
	correct output is generated by Python and is added to the VHDL
	test bench. Each instruction is checked, and the result from the student's code is compared with the correct result. Then, clock
	and enable signals are checked to work properly.

# Feedback Student's code is analyzed to see if there is any syntax error. The error is sent to the student by email. It is also simulated to be checked if it works properly. For each instruction, the first wrong error is reported: the wrong and expected output and correspondent input is sent to the student. It is said the problem may be due to the incorret implementation or incorrectly using the signals and variables. Then, the student is notified if there is an error in using the clock signal. Finally, she receives an email if there is an

error in using the enable signal.

### 9. ROM

Overview	The student learns how to define arrays and allocate a value to each component of that array. He also learns to define the length of inputs.
Description	The student receives a PDF file with a specification of the ROM. He also receives a VHDL code in which he should implement the behavior of ROM. He also fills the ROM with the values which are randomly generated. He should be careful not to change the input and output deceleration and not to add unnecessary letters or space.  ROM needs to be filled with the specified data. A specific amount of ROM size is filled with randomly generated data in a binary representation. The student should write them in his code as the data existing in the ROM. The rest of location is filled with zero in a binary format.
Creation	ROM has the following randomly generated parameters:
	Clock cycle: falling or rising edge
	• Length of address (between 8 to 16 bits)
	• Length of instruction (between 8 to 16 bits)
	• Number of data existing in the ROM (between 12 to 20 bits)
	• Start location of existing instructions (between 50 to 200)
	• Instructions which exist in the ROM are different from one student to another
Submission	The student has to submit his behavioral implementation VHDL file.
Testing	A test bench is generated based on the parameters which have been chosen for the student. First, the content of each address is checked in the test-bench randomly to see whether the student correctly filled the ROM with the specified data or not. Then, the clock cycle and enable signals are checked to work correctly.
Feedback	If the syntax analysis returns errors, they are sent to the student. If the VHDL simulation does not work properly, the wrong and expected outputs and correspondent inputs are sent to the student. If the clock signal is defined wrong, it is notified to him.

### 10. RAM

Overview	The student has to program a RAM with a specified size, length of instruction and address and also the number of reading and writing operations at the same time.
Description	The RAM has two address lines, one or two input data, and one or two output data lines and also read/write enables. The ports of the RAM are provided in VHDL code. Based on the number of reading and writing actions, there are four states, one of which is randomly selected for the student. The chosen state has a few behaviors. The student should implement the RAM based on these behaviors.
Creation	Parameters:
	• Length of each memory cell (an even number between 8 to 20)
	• Length of address (6 to 12-bit length)
	Number of reading and writing actions:
	• one reading and two writing operations
	• two reading and one writing operations
	• two reading and two writing operations
	• one reading and one writing operations at the same time (even to the same address)
	• Length of input: word or double word
	• Length of output: word or double word
	The result should be produced on the rising edge of the clock signal for all students.
Submission	The student has to submit his behavioral implementation VHDL file.
Testing	Four test benches are provided based on those four states. In other words, each test bench is specific to the number of reading and writing operations. 16 cells of the memory are randomly selected during the test bench generation, and two sets of 16 data are also randomly generated. Then, the related test bench is generated. The test bench first checks the writing process for each address in RAM and then reading process for each address. The tech bech inclues several parts to test each behavior specified in the description file.

Feedback	If the syntax analysis returns errors, they are sent to the student.
	If the written value cannot be fetched in a reading operation, an
	error message is sent to the student which tells him that there is an
	error in writing or reading operation to a specific location. If two
	reading or two writing processes to different addresses is specified
	for the student, the result of testing it is sent to the student as
	well. The result of testing other specifications like 'double-word'
	also is sent.