02155 - Computer architecture and Engineering Fall 2022

Assignment 1

Group 31

Daniel F. Hauge (s201186)

This report contains 8 pages

October 5, 2022

Figure 1: Problem a.

```
ADDI t0, x0, 8 // Sets temporary register to 8

REM t0, x4, t0 // Uses signed remainder ops similar to modulus.

BNE x0, t0, skip // If x4 mod 8 is not 0, then x4 is not a multiple of 8.

ADD x1, x0, x0 // Set x1 to 0 when x4 mod 8 was actually 0.

skip:
NOP
```

Figure 2: Problem b. Bit mask way (Personal preference)

```
ANDI x1, x5, 31 // Applies an immediate bit mask on x5 stored in x1
```

Figure 3: Problem b. Remainder way

```
ADDI t0, x0, 32 // Sets temporary register to 32 for REM.
REM x1, x4, t0 // Uses signed remainder ops similar to modulus.
```

Figure 4: Vector reader program

```
// Using tO as read address for number in vector
    ADDI t0, x0, 0x10000
                            // Using t1 as index i starting at 1 \,
    ADDI t1, x0, 1
    ADDI t2, x0, 100
                            // Using t2 for stop condition
3
    LW a0, 0(t0)
                            // Init smalest number as first number
    LW a1, 0(t0)
                            // Init largest number as first number
    LOOP:
    BEG t1, t2, END
                            // End when i reach 100, meaning all numbers are read
    LW t3, 4(t0)
                            // Load number from vector (but skip first)
    BGE t3, a1, BIGGER
                            // Branch if number is largest so far
11
    BLT t3, a0, SMALLER
                            // Branch if number is smalest so far
12
    BNE x0, x0, CONTINUE
13
14
    BIGGER:
15
    ADD a1, x0, t3
                           // Set largest number seen so far
16
    BNE xO, xO, CONTINUE
18
    SMALLER:
19
                           // Set smalest number seen so far
    ADD a0, x0, t3
20
21
    CONTINUE:
22
    ADD t1, t1, 1
                           // Increment i by one (i++)
23
    ADDI t0, t0, 4
                            // Increment address to next number (4 bytes)
24
                            // Always branch to start of loop.
    BNE x0, x0, LOOP
26
    END:
27
    NOP
```

a.

Determining the execution time of the program can be found by finding total amount of cycles and dividing by the clock rate using the following equation.

$$\frac{\mathbf{CPU}\ \mathbf{Clock}\ \mathbf{Cycles}}{\mathbf{Clock}\ \mathbf{rate}} = \mathbf{CPU}\ \mathbf{Time}$$

Using given information to get execution time.

$$\frac{10^6 \cdot 0.35 \cdot 3 + 10^6 \cdot 0.4 \cdot 4 + 10^6 \cdot 0.25 \cdot 5}{2000000000} = 0.00195$$

b.

Using same equation, with new given information to get execution time.

$$\frac{10^6 \cdot 0.35 \cdot 3 + 10^6 \cdot 0.35 \cdot 4 + 10^6 \cdot 0.25 \cdot 5 + 10^6 \cdot 0.05 \cdot 6}{2000000000} = 0.002$$

With a 500 micro seconds longer execution time, the modifications are not advantageous for the benchmark.

Disclaimer: This exercise was quite open for interpretation. The following assumptions are made

- ... contains operations to facilitate calee save strategy
- ... contains no operations that alter registers besides those used to fulfill calee save strategy
- ... contains operations that always save and restore saved registers regardless of usage
- There is no saved argument, and thus not pushed to stack at any point
- $\bullet \ \ The \ PC \ location \ is \ instruction \ addresses$
- Unused stack space has been zeroed
- The first ... contains no operations that push values to the stack and at that point the stack is empty at the assumed initialization.

${f Address}$	168	240	260	360	364	388	280	176
0x10000:	0	0	0	0	0	0	0	0
0xFFFC:	0	0	0	0	0	0	0	0
0xFFF8:	0	0	0	0	0	0	0	0
0xFFF0:	0	0	0	0	0	0	0	0
0xFFEC:	0	0	0	0	0	0	0	0
0xFFE8:	0	0	0	0	0	0	0	0
0xFFE0:	0	0	0	0	0	0	0	0
0xFFDC:	0	0	0	0	0	0	0	0
0xFFD8:	0	0	0	0	0	0	0	0
0xFFD0:	0	0	0	0	0	0	0	0
0xFFCC:	0	0	0	0	0	0	0	0
0xFFC8:	0	0	0	0	0	0	0	0
0xFFC0:	0	0	0	0	0	0	0	0
0xFFBC:	0	0	0	0	0	0	0	0
0xFFB8:	0	0	0	0	0	0	0	0
0xFFB0:	0	0	0	0	0	0	0	0
0xFFAC:	0	0	0	0	0	0	0	0
0xFFA8:	0	0	0	0	0	0	0	0
0xFFA0:	0	0	0	0	0	0	0	0
0xFF9C:	0	0	0	0	0	0	0	0
0xFF98:	0	0	0	0	0	0	0	0
0xFF90:	0	0	0	0	0	0	0	0

I don't feel confident in this answer and suggest the exercise description is revisited.

Figure 5: Complex multiplication program

```
. data
    aa :
             . word a # Re part of z
    bb:
             . word b # Im part of z
3
             . word c # Re part of w
             . word d # Im part of w
    dd:
             . text
             . globl main
    main :
         lw a0, aa
10
         lw a1, bb
11
         lw a2, cc
12
13
         lw a3, dd
         jal ra, complexMul # Multiply z and w
14
15
         j end # Jump to end of program
16
         nop
17
18
     complexMul:
19
        MUL t0, a0, a2
20
         MUL t1, a1, a3
21
         MUL t2, a0, a3
22
         MUL t3, a1, a2
23
         SUB a0, t0, t1
24
         ADD a1, t2, t3
25
         jalr x0, 0(ra)
26
27
    end:
28
         nop
```

a.

The procedure *complexMul* is a leaf procedure, as it does not call any other procedures.

b.

The stack was not used, as complex multiplication was achievable with reasonable convinience without the need to retain local variables that a non-leaf procedure needs. For example, no need to store return address or other temporary values that will be needed after secondary procedure call returns.

c.

4 MUL instructions contribute 8 cycles, sub, add and jalr contribute 3 cycles, which totals 11 cycles.

Figure 6: Alternative Complex multiplication program

```
. data
    aa :
             . word a # Re part of z
    bb:
             . word b # Im part of z
3
             . word c # Re part of w
             . word d # Im part of w
    dd:
             . text
             . globl main
    main :
         lw a0, aa
10
         lw a1, bb
11
         lw a2, cc
12
13
         lw a3, dd
         jal ra, altComplexMul # Multiply z and w
14
15
         j end # Jump to end of program
16
         nop
17
18
     altComplexMul:
19
         ADD t0, a0, a1
20
         MUL t0, t0, a2
21
         SUB t1, a3, a2
22
         MUL t1, t1, a0
23
         ADD t2, a2, a3
24
         MUL t2, t2, a1
25
         SUB a0, t0, t2
26
         ADD a1, t0, t1
27
         jalr x0, 0(ra)
28
    end:
30
         nop
31
```

a.

altComplexMul is a leaf procedure as it does not call another procedure.

b.

The stack is not used as there was no need to save return address, temporaries or any values from registers that might be overwritten in a nested procedure call.

c.

3 MUL instructions contribute 6 cycles, 3 ADD instructions contribute 3 cycles, 2 SUB instructions contribute 2 cycles and jalr contribute one cycle, totaling 12 cycles

a.

If RISC-V only had 2 argument registers and one result register, I would store the arguments in memory and pass the address of the arguments rather than the actual values. To return the results, again the results could be stored in memory and address to the results would be given instead of actual values. This way composite structures like imaginary numbers, but also other structures that contain multiple values like strings can be used. Both techniques are fundamental when looking at procedure call patterns: Call By Reference and Call By Value that is used in high level programming languages.

b.

No registers are saved across a procedure call without additional instructions. Only registers that is put in the stack or stored elsewhere in memory with instructions will be protected from potential overwrites. It is convention to save and restore return address and used temporaries to x8-x9 and x18-x27 registers from the stack.