

Final project - VerilogHDL

1. State machine diagram




Lecturer: Dr. Benjamin Abramov


2. Filter impact



Dirty Lena




Filtered Lena




Student: Oded Yosef

Lecturer: Dr. Benjamin Abramov

4. Synthesis



Analysis and synthesis, Qaurtus report



RTL View, Quartus