

# Additional Project Remarks and Notes

These remarks act as an extension to the project description, explaining some points in further detail. **Make sure you read it carefully as it will be considered in the evaluation.**

## Part 1: Quick Remarks

1) The PC starts from 0.

The first instruction will be stored at address 0.

2) R0 (Zero Register) can be the destination in an instruction.

The instruction must continue normally in the pipeline.

However, it won't overwrite the value of R0. The value will remain 0 in all cases.

You must **not** throw an error if R0 is the destination register.

Let the instruction continue normally in the pipeline, but don't overwrite the value of R0.

3) For each clock cycle, you need to print which instruction is in each stage, as well as, the values that entered the stage, and the output of this stage.

Moreover, if you changed the value of a location in the memory or the register file, you need to print that this location or register (including R0) value has changed alongside the new value (and in which stage did the value change).

At the end of your program, you need to print the values of all registers (general and the PC), and the full instruction and data memory locations.

4) Immediate values are signed (2's complement), which means they can be positive or negative.

The only exception is the "shift" instructions, where the immediate will always be positive.

5) You are required to make sure that the data types used match the project description.

If an instruction is 32 bits, you need to use "Integer" or if you use a String of 0s and 1s, then you must ensure that the string contains 32 characters.

6) When parsing the text file containing the assembly instructions, you are not allowed to keep track of the fields.

You should create a decimal/binary/String of 0s and 1s concatenated instructions to be stored in the instruction memory.

Then, during the decode stage, you will decode the instruction into ALL POSSIBLE FORMATS.

Any help inserted from the parsing stage will not be correct.

7) In the conditional branch instructions, the term "PC + 1" in the description is the PC that was already incremented during the fetch stage.

You are not required to increment it again. It just indicates that the PC of the branch instruction will be incremented by 1, which was done during the fetch stage already.

Check Part 5 in this post to understand more.

8) You should NOT pre-calculate the total cycles that an assembly program will take and use it as a stopping condition for the simulation. Only use it as a point of reference when you are debugging. The correct way of stopping would be that there are no more instructions to fetch.

---

## Part 2: Branches and Jumps 1.0

Clarification regarding the conditional branches/jumps:

$PC = PC + 1 + IMM = \text{Address of branch instruction} + 1 \text{ (to point to the next instruction)} + \text{immediate}$

Example:

0: JEQ R1 R2 2

1: ADD R1 R2 R3

2: ADD R4 R5 R6

3: ADD R7 R8 R9

if (R1 == R2) {

```
PC = address of branch/jump instruction + 1 "to point to next instruction" + 2
"offset"

}
```

Also, the unconditional jump instructions (JMP) will have the following format:

```
0: JMP 2 // Address = PC[31:28] + 2 = 2 since the most significant 4 bits of
the current PC are 0s.
```

```
1: ADD R1 R2 R3
```

```
2: ADD R4 R5 R6
```

```
3: ADD R7 R8 R9
```

### Part 3: Braches and Jumps 2.0

Normally, the PC is updated in the **Fetch** stage to point to the next instruction.

```
PC = PC + 1
```

However, during the Execute stage of a conditional branch/jump instruction, the PC can be updated with the branch address if the condition is true.

Regarding the unconditional jump instructions, you will also update the PC with the jump address during the **Execute** stage.

In all cases, if the condition is true, or we are unconditionally jumping, all instructions that entered the datapath after the branch/jump instruction must be ignored (not executed and dropped) and we should start fetching the instruction we branched/jumped to.

You must wait for the branch/jump instruction to finish the 2 clock cycles it will spend in the Execute stage, then the branch/jump instruction will move to the Memory stage in the following cycle while nothing will be done in the Fetch stage.

Thus, we will fetch the instruction (that we branched/jumped to) after 2 cycles after finishing the Execute stage of branch/jump instruction.

```
X: Branch/Jump in Execute (1st time) + an instruction in the decode stage
```

```
X+1: Branch/Jump in Execute (2nd time) + an instruction in the decode stage +
an instruction in the fetch stage
```

X+2: Branch/Jump in Memory (nothing will be fetched since we are using the memory in the memory stage) + an instruction in the execute stage + an instruction in the decode stage

X+3 Fetch new instruction (branched/jumped) + Branch/Jump in Write Back + drop the other 2 instructions in the datapath

Any instruction fetched while we are calculating the branch address and condition or the jump address must be dropped from the datapath when we branch or jump.

---

## **Part 4: Hazards**

You are not required to handle Data Hazards.

Regarding Control Hazards, you only need to do the following:

As mentioned before, the PC is updated with the branch/jump address during the execute stage.

You need to make sure that during the execute stage if you are updating the PC with the branch or jump address, you need to remove the instructions in the decode and fetch stages (flush the instructions that entered the pipeline after the branch/jump instruction), and in the upcoming clock cycle, you will fetch the instruction pointed to by the new PC.

However, the branch/jump instruction which was at the execute stage will move to the memory stage

Imagine if we have a branch instruction followed by "add" and "sub" instructions.

If the branch condition is "taken", which means that we will branch, we will update the PC in the execute stage with the address of the new instruction that we should jump to.

However, the "add" and "sub" instructions were already in the pipeline, so we need to remove them.

## How to remove/flush an instruction from the pipeline?

- You can remove it by clearing all the variables associated with it, or by using flags.
- You must make sure that the removed instructions won't affect the registers' values and the data memory values. Other than that, use any technique to remove it from the pipeline.

Also, it's normal to have empty stages in the middle not operating on any instruction after removing the instructions.

Since the execute stage takes 2 clock cycles, it is better to update the PC with the branch address (if the branch is taken) or the jump address after the second execute cycle and not after the first one.

Meaning, let the branch/jump instruction finish its 2 clock cycles first in the execute stage, then if you are going to branch or jump, remove/flush the instructions in the decode and fetch stage from the previous cycle, and fetch the new instruction pointed by the updated PC.

## Part 5: Conditional Branches PC

There is 1 approach for handling the PC value when dealing with conditional branches/jumps:

It is more accurate if you used the PC of the conditional branch instruction (storing it with the data of the instruction for later use).

### Example:

Cycles	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21
0: BNE/JEQ R1 R2 3	F	D	D	E	E	M	W	--> We stored the PC of BNE/JEQ, thus PC + 1 + IMM = 0 + 1 + 3 = 4 if condition is true													
1: ADD R2 R3 R4				F	D	D	--> Removed														
2: ADD R5 R6 R7					F	--> Removed															
3: SUB R8 R9 R10																					
4: SUB R11 R12 R13						F	D	D	E	E	M	W									
5: ADD R14 R15 R16							F	D	D	E	E	M	W								
6: ADD R17 R18 R19								F	D	D	E	E	M	W							
7: SUB R20 R21 R22									F	D	D	E	E	M	W						
8: SUB R23 R24 R25										F	D	D	E	E	M	W					

Total instructions that entered the pipeline = 8

Total cycles =  $7 + (7 * 2) = 21$  clock cycle