

Projeto com Circuitos Reconfiguráveis

Projeto lógico sequencial
divisor de *clock*, contadores e *shift registers*

Prof. Daniel M. Muñoz Arboleda

FGA - UnB

Descrição em VHDL de um divisor de *clock*

```
6 entity clock_div is
7 port (
8     reset    : in std_logic;
9     clk      : in std_logic;
10    Hz_1     : out std_logic;
11    Hz_2     : out std_logic;
12    Hz_5     : out std_logic;
13    Hz_10    : out std_logic;
14 );
15 end clock_div;
16
17 architecture behavioral of clock_div is
18     signal preset_1Hz : unsigned(25 downto 0) := "10111110101111000010000000";
19     signal preset_2Hz : unsigned(25 downto 0) := "00101111101011110000100000";
20     signal preset_5Hz : unsigned(25 downto 0) := "00010011000100101101000000";
21     signal preset_10Hz : unsigned(25 downto 0) := "00001001100010010110100000";
22     signal count_1Hz : unsigned(25 downto 0) := (others => '0');
23     signal count_2Hz : unsigned(25 downto 0) := (others => '0');
24     signal count_5Hz : unsigned(25 downto 0) := (others => '0');
25     signal count_10Hz : unsigned(25 downto 0) := (others => '0');
26     signal s_1Hz : std_logic;
27     signal s_2Hz : std_logic;
28     signal s_5Hz : std_logic;
29     signal s_10Hz : std_logic;
30 begin
31
32     Hz_1 <= s_1Hz;
33     Hz_2 <= s_2Hz;
34     Hz_5 <= s_5Hz;
35     Hz_10 <= s_10Hz;
```

Descrição em VHDL de um divisor de *clock*

```

37  -- counter frequency 1Hz
38  process (reset,clk)
39  begin
40      if reset = '0' then
41          count_1Hz <= preset_1Hz;
42          s_1Hz    <= '0';
43      elsif rising_edge(clk) then
44          if count_1Hz = 0 then
45              s_1Hz    <= not s_1Hz;
46              count_1Hz <= preset_1Hz;
47          else
48              count_1Hz <= count_1Hz - 1;
49          end if;
50      end if;
51  end process;
52

```

```

69  -- counter frequency 5Hz
70  process (reset,clk)
71  begin
72      if reset = '0' then
73          count_5Hz <= preset_5Hz;
74          s_5Hz    <= '0';
75      elsif rising_edge(clk) then
76          if count_5Hz = 0 then
77              s_5Hz    <= not s_5Hz;
78              count_5Hz <= preset_5Hz;
79          else
80              count_5Hz <= count_5Hz - 1;
81          end if;
82      end if;
83  end process;
84

```

```

37  -- counter frequency 1Hz
38  process (reset,clk)
39  begin
40      if reset = '0' then
41          count_1Hz <= preset_1Hz;
42          s_1Hz    <= '0';
43      elsif rising_edge(clk) then
44          if count_1Hz = 0 then
45              s_1Hz    <= not s_1Hz;
46              count_1Hz <= preset_1Hz;
47          else
48              count_1Hz <= count_1Hz - 1;
49          end if;
50      end if;
51  end process;
52

```

```

84  -- counter frequency 10Hz
85  process (reset,clk)
86  begin
87      if reset = '0' then
88          count_10Hz <= preset_10Hz;
89          s_10Hz    <= '0';
90      elsif rising_edge(clk) then
91          if count_10Hz = 0 then
92              s_10Hz    <= not s_10Hz;
93              count_10Hz <= preset_10Hz;
94          else
95              count_10Hz <= count_10Hz - 1;
96          end if;
97      end if;
98  end process;
99

```

Descrição em VHDL de um contador de 4bits (exemplo 1)

```


21 library IEEE;
22 use IEEE.std_logic_1164.all;
23 use IEEE.numeric_std.all;
24
25 entity contador_4bit is
26 port (
27     reset    : in std_logic;
28     clk      : in std_logic;
29     up_down  : in std_logic;
30     Q_out    : out std_logic_vector(3 downto 0)
31 );
32 end contador_4bit;
33
34
35 architecture behavioral of contador_4bit is
36     signal s_count : unsigned(3 downto 0) := (others => '1111');
37
38 begin
39
40     Q_out <= std_logic_vector(s_count);
41
42     process (clk,reset)
43     begin
44         if reset='1' then
45             s_count <= "1111";
46         elsif rising_edge(clk) then
47             if up_down = '1' then
48                 s_count <= s_count + 1;
49             elsif up_down = '0' then
50                 s_count <= s_count - 1;
51             else
52                 s_count <= s_count;
53             end if;
54         end if;
55     end process;
56
57 end behavioral;

```

Descrição em VHDL de um contador de 4bits (exemplo 2)


```
library ieee; use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity COUNTER is
  port (CLK,CNT_EN,CLR:in std_logic;
        Q          :out std_logic_vector(7 downto 0));
end COUNTER;
architecture BEHAVE of COUNTER is
  signal CNT:std_logic_vector(7 downto 0);
begin
  FIRST: process (CLK, CLR)
  begin
    if (CLR = '0') then
      CNT <= "00000000";
    elsif (CLK'event and CLK = '1') then
      if (CNT_EN = '0') then
        CNT <= CNT + '1';
      end if ;
    end if ;
  end process FIRST;
  Q <= CNT;
end BEHAVE;
```

Descrição em VHDL de um contador de 4bits (exemplo 2 cont.)



Descrição em VHDL de um *shift register* de 8 bits serial

```
library ieee;
use ieee.std_logic_1164.all;
entity SHIFTER is
port(CLK, DIN: in std_logic;
      Z: out std_logic_vector(7 downto 0));
end SHIFTER;
architecture RTL of SHIFTER is
signal A: std_logic_vector(7 downto 0);
begin
process (CLK)
begin
if (CLK'event and CLK='1') then
A <= A (6 downto 0) & DIN; -- shift left
end if;
end process;
Z <= A;
end RTL
```



Descrição em VHDL de um *shift register* de 8 bits paralelo

```
25 entity parallel_8b_shift is
26 port (
27     reset    : in std_logic;
28     clk      : in std_logic;
29     enable   : in std_logic;
30     A        : in std_logic_vector(7 downto 0);
31     outq     : out std_logic;
32     n_outq   : out std_logic
33 );
34 end parallel_8b_shift;
35
36 architecture behavioral of parallel_8b_shift is
37     signal s_reg : std_logic_vector(7 downto 0) := (others => '0');
38
39 begin
40
41     outq    <= s_reg(7);
42     n_outq <= not s_reg(7);
43
44     process (A,clk,enable,reset)
45     begin
46         if reset='0' then
47             s_reg <= A;
48         elsif rising_edge(clk) then
49             if enable='1' then
50                 s_reg <= s_reg;
51             else
52                 s_reg <= s_reg(7 downto 1) & '0';
53             end if;
54         end if;
55     end process;
56
57 end behavioral;
```