

Projeto com Circuitos Reconfiguráveis

Projeto lógico combinacional Multiplexadores, decodificadores e comparadores

Prof. Daniel M. Muñoz Arboleda

FGA – UnB



Descrição VHDL de multiplexadores (exemplo 1)

```
LIBRARY ieee;
     USE ieee.std logic 1164.all;
    □entity mux1 is port(
         a, b, sel: in std logic;
         s: out std logic);
 6
     end mux1:
 8
     architecture comportamental of mux1 is
10
    ⊟begin
11
         with sel select
12
            s <= a when '0',
13
                  b when others;
14
15
     end comportamental;
16
```



Descrição VHDL de multiplexadores (exemplo 2)

```
LIBRARY ieee;
     USE ieee.std logic 1164.all;
    □entity mux2 is port(
 5
         a, b: in bit vector (7 downto 0);
 6
         sel: in std logic;
         s: out bit vector (7 downto 0));
 8
     end mux2;
 9
     architecture comportamental of mux2 is
10
11
    BEGIN
12
         with sel select
13
            s <= a when '0',
14
                 b when '1';
15
16
     END comportamental;
17
```



Descrição VHDL de multiplexadores (exemplo 3)

```
LIBRARY ieee;
     USE ieee.std logic 1164.all;
 3
 4
    □entity mux3 is port(
 5
         a, b, c, d: in bit vector (7 downto 0);
 6
         sel: in bit vector (1 downto 0);
         s: out bit vector (7 downto 0));
 8
     end mux3:
 9
     architecture comportamental of mux3 is
10
11
    ⊟BEGIN
12
         with sel select
13
             s <= a when "00",
14
                  b when "01",
15
                 c when "10",
16
                  d when others;
17
18
     END comportamental;
19
```



Descrição VHDL de multiplexadores (exemplo 4)

```
LIBRARY ieee;
     USE ieee.std logic 1164.all;
 2
 3
 4
    □entity mux4 is port(
 5
         a, b, c, d: in bit vector (7 downto 0);
 6
         sel: in bit vector (1 downto 0);
         s: out bit vector (7 downto 0));
 8
     end mux4;
 9
10
     architecture comportamental of mux4 is
11
    BEGIN
             s <= a when sel = "00" else
12
                  b when sel = "01" else
13
14
                  c when sel = "10" else
15
                  d;
16
17
     END comportamental;
18
```



Descrição VHDL de multiplexadores (exemplo 5)

```
LIBRARY ieee;
     USE ieee.std logic 1164.all;
 2
 3
   □entity mux5 is port(
         a, b, c, d: in bit vector (7 downto 0);
       sel: in bit vector (1 downto 0);
 6
        s: out bit vector (7 downto 0);
 7
         s2 : out bit vector(7 downto 0));
 8
 9
     end mux5;
10
    parchitecture comportamental of mux5 is
12
    BEGIN
14
         process (a,b,c,d,sel)
15
         begin
16
           if sel = "00" then
17
                 s <= a;
18
           elsif sel = "01" then
19
                 s <= b:
           elsif sel = "10" then
20
                 s <= c;
22
           else
23
                 s <= d;
24
           end if;
25
         end process;
26
```

```
27 | process (sel)
28 | s2<= c-d;
29 | end process;
30 | END comportamental;
31
```



Descrição VHDL de um decodificador binário a 7 segmentos

```
LIBRARY ieee;
     USE ieee.std logic 1164.all;
    USE work.data types.all;
   mux 7 seg is port(
        a, b : in std logic vector (MAX downto 0);
        sel : in std logic;
        SEG A, SEG B, SEG C, SEG D, SEG E, SEG F, SEG G, DP: out std logic);
 8
 9
     end mux 7 seq;
10
   parchitecture comportamental of mux 7 seg is
11
     -----signal definitions-----
12
13
     signal mux output: std logic vector (MAX downto 0);
     signal RES : std logic vector (Segment Number downto 0);
14
15
16
    BEGIN
17
        process (a,b,sel)
        begin
18
          if sel = '0' then
19
20
               mux output <= a;
21 白
        elsif sel = '1' then
22
                mux output <= b;
23
           end if:
24
         end process;
```



Descrição VHDL de um decodificador binário a 7 segmentos

```
process (mux_output)
27
     begin
28
         case mux output is
              when "0000" => RES <= "11000000";
29
30
              when "0001" => RES <= "11111001";
31
              when "0010" => RES <= "10100100";
32
              when "0011" => RES <= "10110000";
33
              when "0100" => RES <= "10011001";
34
              when "0101" => RES <= "10010010":
35
              when "0110" => RES <= "10000010";
36
              when "0111" => RES <= "11111000":
37
              when "1000" => RES <= "10000000";
              when "1001" => RES <= "10010000";
39
              when "1010" => RES <= "10001000";
40
              when "1011" => RES <= "10000011";
41
              when "1100" => RES <= "11000110";
42
              when "1101" => RES <= "10100001";
43
              when "1110" => RES <= "10000110";
44
              when "1111" => RES <= "10001110";
45
              when others => RES <= "111111111";
46
         end case;
47
     end process;
48
49
     SEG A \leq RES(0);
50
     SEG B \leq RES(1);
51
     SEG C \leftarrow= RES(2);
     SEG D \leq RES(3);
53
     SEG E \leq RES(4);
54
     SEG F \leq= RES(5);
     SEG G \leq RES(6);
56
     DP \leq RES(7);
     END comportamental;
```

```
library ieee;
use ieee.std_logic_1164.all;

Package data_types is
    constant Max : integer := 3;
    constant Segment_Number: integer := 7;
end data_types;
```



Decodificador binário a 7 segmentos por componentes

```
library IEEE;
     use ieee.std logic 1164.all;
    use ieee.std logic unsigned.all;
    USE work.data types.all;
   ⊟entity COMPONENTES is
   ⊟port (
10
        data 1, data 2 : in std logic vector (MAX downto 0);
11
        control : in std logic;
12
        D1A, D1B, D1C, D1D, D1E, D1F, D1G, DP1 : out std logic);
13
14
     end COMPONENTES;
15
   Harchitecture ESTRUTURA of COMPONENTES is
     -----signals declaration-----
17
18
     signal mux output : std logic vector(3 downto 0);
19
20
     -----Components declaration-----
21
    acomponent Mux5
23
   ⊟port (
        a, b : in std logic vector (MAX downto 0);
24
     sel : in std logic;
26
        s: out std logic vector (MAX downto 0)
27
     );
28
     end component;
29
   □component BIN 7SEG
30
   port
32
        BIN : in std logic vector(3 downto 0);
33
        SEG A, SEG B, SEG C, SEG D, SEG E, SEG F, SEG G, DP : out std logic
34
     end component;
```



Decodificador binário a 7 segmentos por componentes

```
-----Maping the instances-----
37
38
     begin
39
    Mux : Mux5 port map (a => data_1,
40
                               b \Rightarrow data 2,
41
                               sel => control,
42
                               s => mux output);
43
    =conv1 : BIN 7SEG port map (BIN => mux output,
44
45
                                      SEG A \Rightarrow D1A,
46
                                      SEG B \Rightarrow D1B,
47
                                      SEG C \Rightarrow D1C,
48
                                      SEG D \Rightarrow D1D,
49
                                      SEG E \Rightarrow D1E,
50
                                      SEG F \Rightarrow D1F,
51
                                      DP =>DP1);
52
      end ESTRUTURA;
    library ieee;
    use ieee.std logic 1164.all;
2
   □Package data types is
       constant Max : integer := 3;
5
       constant Segment_Number: integer := 7;
6
    end data types;
```



Descrição VHDL de um comparador

```
∃entity comparador is
26
   bort (
         A : in std logic vector(3 downto 0);
27
         B : in std logic vector(3 downto 0);
28
        AlB : out std logic;
29
30
        AeB : out std logic;
         AhB : out std logic
31
32
    );
33
     end comparador;
34
35
     architecture behavioral of comparador is
   □begin -- architecture body
36
37
38
         process (A,B)
39
         begin
40
             if A=B then
41
                 AlB <= '0';
42
                 AeB <= '1':
43
                 AhB <= '0':
44
             elsif A<B then
45
                 AlB <= '1':
46
                 AeB <= '0';
47
                 AhB <= '0':
48
             else
49
                 AlB <= '0':
50
                 AeB <= '0';
51
                 AhB <= '1';
52
             end if;
53
         end process;
54
55
     end behavioral;
```