

Projeto com Circuitos Reconfiguráveis

Projeto lógico combinacional Vetores e Somador combinacional

Prof. Daniel M. Muñoz Arboleda

FGA - UnB



Descrição VHDL porta AND2 de 8 bits

```
LIBRARY ieee;
     USE ieee.std_logic_1164.all;
    mentity and vector is port(
 4
         a, b: in bit vector (7 downto 0);
 5
         s: out bit vector (7 downto 0));
 6
     end and vector;
 8
 9
     architecture comportamental of and vector is
10
    ⊟begin
11
12
         process (a,b)
13
         begin
14
           for i in 7 downto 0 LOOP
15
             s(i) \ll a(i) and b(i);
           end LOOP;
16
17
         end process;
18
19
     end comportamental;
20
```



Descrição VHDL somador 8 bits (exemplo 1)

```
library ieee;
     use ieee.std logic 1164.all;
     use ieee.std logic arith.all;
    mentity somador is port(
 6
         a, b: in unsigned (7 downto 0);
         s: out std logic vector(7 downto 0));
     end somador:
 9
    parchitecture comportamental of somador is
10
11
     signal result : integer;
12
    ⊟begin
13
14
        result <= CONV INTEGER(a) + CONV INTEGER(b);
15
        s <= CONV STD LOGIC VECTOR(result, 8);</pre>
16
     end comportamental;
17
```



Descrição VHDL somador 8 bits (exemplo 2)

```
library ieee;
     use ieee.std logic 1164.all;
3
    use ieee.std logic arith.all;
    USE ieee.std logic signed.all;
 5
    USE work.math.all:
 6
 7
   □entity somadorB is port(
8
         a, b: in std logic vector(15 downto 0);
         s: out std logic vector(15 downto 0));
 9
     end somadorB:
10
11
   □architecture comportamental of somadorB is
12
13
     signal result1: integer; -- signed
    signal result2: integer; -- signed
14
15
     signal result3: integer; -- signed
16
   ⊟begin
17
        result1 <= vect to int(a);
18
       result2 <= vect to int(b);
19
20
        result3 <= result1 + result2;
21
        s <= int to st16 (result3);
22
     end comportamental;
23
```



Descrição VHDL somador 8 bits (exemplo 3)

```
library ieee;
     use ieee.std logic 1164.all;
   use ieee.std logic arith.all;
    USE ieee.std logic signed.all;
 4
 5
    USE work.math.all:
6
   □entity somador is port(
         a, b: in std logic vector (15 downto 0);
 8
         s: out std logic vector(15 downto 0));
 9
     end somador:
10
11
12
   parchitecture comportamental of somador is
     signal result1: signed(15 downto 0); -- signed
13
     signal result2: signed(15 downto 0); -- signed
14
     signal result3: signed(15 downto 0); -- signed
15
16
   □begin
17
        result1 <= signed(a);
18
      result2 <= signed(b);
19
20
       result3 <= result1 + result2;
21
        s <= std logic vector( result3);</pre>
22
     end comportamental;
23
```

Como evitar o overflow do somador?