Advanced Workshop on FPGA-based Systems-On-Chip for Scientific Instrumentation and Reconfigurable Computing

"Laboratory: GPIO IP Cores in PL"

Prepared by C. Sisterna and L. Crespo - ICTP-MLAB

Objectives

After completing this lab, you will be able to:


- Configure the GP Master port
- Add Xilinx standard IP in the Programmable Logic (PL) section
- Use and route the GPIO signal of the PS into the PL by using EMIO
- Configure some of the 'C' compiler settings in the SDK environment
- Read external inputs and outputs using a 'C' application
- Configure the FPGA from the SDK software
- Test in hardware the design




Procedure

You will create a top-level project using Vivado, create the processor system using the IP Integrator, add two instances of the GPIO IP, validate the design, generate the bitstream, export the design to the SDK, create an application in the SDK and test the design in hardware (ZedBoard).


Design Description




Vivado HLx Edition



Vivado Design Flow







GPIO +

GPIO +


AXI GPIO




Block Diagram




Address Editor



I/O Ports





Software Development Kit (SDK)

