



Introduction

Motivation
Synchronous
Message Exchange

Implementing RISC-V in SME

Single Cycle RISC-V
Fetching instruction
and increment
Instruction decode
and execution
Memory access
Branching
Simple datapath
Instructions
Control

Single Cycle RISC-V version 2.0

Further work

Implementing RISC-V in Synchronous Message Exchange

Daniel Ramyar

Niels Bohr Institute
University of Copenhagen

MAX IV talk
December 3, 2019



Overview

Introduction

Motivation
Synchronous
Message Exchange

Implementing RISC-V in SME

Single Cycle RISC-V
Fetching instruction
and increment
Instruction decode
and execution
Memory access
Branching
Simple datapath
Instructions
Control

Single Cycle RISC-V version 2.0

Further work

- 1 Introduction
 - Motivation
 - Synchronous Message Exchange
- 2 Implementing RISC-V in SME
 - Single Cycle RISC-V
 - Fetching instruction and increment
 - Instruction decode and execution
 - Memory access
 - Branching
 - Simple datapath
 - Instructions
 - Control
- 3 Single Cycle RISC-V version 2.0
- 4 Further work



Motivation

Introduction

Motivation

Synchronous
Message Exchange

Implementing RISC-V in SME

Single Cycle RISC-V
Fetching instruction
and increment
Instruction decode
and execution
Memory access
Branching
Simple datapath
Instructions
Control

Single Cycle RISC-V version 2.0

Further work

- Most measurement instruments are based on Intel x86 CPU
- Limits the bandwidth at which data collection is possible
- Limits the possibility for custom solutions



Motivation

Introduction

Motivation

Synchronous
Message Exchange


Implementing RISC-V in SME

Single Cycle RISC-V
Fetching instruction
and increment
Instruction decode
and execution
Memory access
Branching
Simple datapath
Instructions
Control

Single Cycle RISC-V version 2.0

Further work

- RISC-V especially well suited embedding in scientific instruments
- Fully customizable = faster and more power efficient
- Could be implemented in a FPGA
- But FPGA programming is complicated





Synchronous Message Exchange

Introduction

Motivation

Synchronous
Message Exchange

Implementing RISC-V in SME

Single Cycle RISC-V

Fetching instruction
and increment

Instruction decode
and execution

Memory access

Branching

Simple datapath

Instructions

Control

Single Cycle
RISC-V
version 2.0

Further work

- Write FPGA applications within .Net framework¹
- Enjoy productivity features of modern language
- Automatic VHDL conversion
- Based on Communicating Sequential Processes (CSP)²

¹ Building Hardware from C# models, Kenneth Skovhede and Brian Vinter

² Communicating sequential processes, Charles Antony Richard Hoare

Synchronous Message Exchange

Introduction

Motivation

Synchronous
Message Exchange

Implementing RISC-V in SME

Single Cycle RISC-V

Fetching instruction
and increment

Instruction decode
and execution

Memory access

Branching

Simple datapath

Instructions

Control

Single Cycle RISC-V version 2.0

Further work

```
1 using System;
2 using SME;
3
4 namespace LogicGates {
5     public class ANDGate : SimpleProcess {
6         [OutputBus]
7         public readonly GateOutput output = Scope.CreateOrLoadBus<GateOutput>();
8
9         [InputBus]
10        private readonly GateInputs m_input;
11        public ANDGate(GateInputs input) {
12            m_input = input ?? throw new ArgumentNullException(nameof(input));
13        }
14
15        protected override void OnTick() {
16            output.out_AND = m_input.in_1 & m_input.in_2;
17        }
18    }
19 }
```

C# SME Code

```
90         elsif reentry_guard /= RDY then
91             reentry_guard := RDY;
92
93             -- Initialize code here
94             -- ### USER-DATA-NONCLOCKEDINITIALIZECODE-START
95             -- ### USER-DATA-NONCLOCKEDINITIALIZECODE-END
96
97
98             if (m_input_in_1 = '1') and (m_input_in_2 = '1') then
99                 output_out_AND <= '1';
100             else
101                 output_out_AND <= '0';
102             end if;
103
```

VHDL



Synchronous Message Exchange

Introduction

Motivation

Synchronous
Message Exchange

Implementing RISC-V in SME

Single Cycle RISC-V

Fetching instruction
and increment

Instruction decode
and execution

Memory access

Branching

Simple datapath

Instructions

Control

Single Cycle
RISC-V
version 2.0

Further work

- Processes are isolated no memory sharing
- Communicates with each other through channels
- Globally synchronous
- Perfect for implementing RISC-V!



Figure: One to one





Figure: One to many

Single Cycle RISC-V

Full datapath for single cycle RISC-V




Taken from *Computer organization and design RISC V*



Fetching instruction and increment

We need memory for instructions and a way to remember current instruction



Taken from *Computer organization and design RISC V*



Fetching instruction and increment

Introduction

Motivation

Synchronous

Message Exchange

Implementing RISC-V in SME

Single Cycle RISC-V

Fetching instruction and increment

Instruction decode and execution

Memory access

Branching

Simple datapath

Instructions

Control

Single Cycle RISC-V version 2.0

Further work

```
26 public class IM : SimpleProcess {
27     [InputBus]
28     private readonly PC_Output m_input = Scope.CreateOrLoadBus<PC_Output>();
29
30     [OutputBus]
31     private readonly Read_Register_1 m_read_1 = Scope.CreateOrLoadBus<Read_Register_1>();
32     [OutputBus]
33     private readonly Read_Register_2 m_read_2 = Scope.CreateOrLoadBus<Read_Register_2>();
34     [OutputBus]
35     private readonly Write_Register m_write = Scope.CreateOrLoadBus<Write_Register>();
36     [OutputBus]
37     private readonly Instruction m_instruction = Scope.CreateOrLoadBus<Instruction>();
38     [OutputBus]
39     private readonly CPU m_CPU = Scope.CreateOrLoadBus<CPU>();
40
41     private readonly byte[] Instruction_Memory = System.IO.File.ReadAllBytes(@"C:/Users/danielramyar/Downloads/fibo.bin");
42     // private readonly byte[] Instruction_Memory = {0x00, 0x00, 0x00, 0x13, // addi x16, x0, 8
43     //                                              0x00, 0x70, 0x00, 0x93, // addi x17, x0, 7
44     //                                              0x01, 0x00, 0x00, 0x33}; // add x18, x17, x16
45
46     protected override void OnTick() {
47         ulong temp_address = m_input.Address;
48         uint temp_instruction;
49
50         if (temp_address >= 0 && temp_address < (uint)Instruction_Memory.Length) {
51             temp_instruction = 0u;
52             | (uint)Instruction_Memory[temp_address] << 24
53             | (uint)Instruction_Memory[temp_address + 1] << 16
54             | (uint)Instruction_Memory[temp_address + 2] << 8
55             | (uint)Instruction_Memory[temp_address + 3];
56
57             m_instruction.Current = temp_instruction; // Full instruction
58             m_read_1.Address = (uint)temp_instruction >> 15 & (uint)31; // Takes out bit number 15 to 19 from instruction
59             m_read_2.Address = (uint)temp_instruction >> 20 & (uint)31; // Takes out bit number 20 to 24 from instruction
60             m_write.Address = (uint)temp_instruction >> 7 & (uint)31; // Takes out bit number 7 to 11 from instruction
61
62             m_CPU.Running = true; // Keep CPU running
63         }
64         else {
65             temp_instruction = 0u; // No Instruction
66
67             m_instruction.Current = temp_instruction; // Full instruction
68             m_read_1.Address = (uint)temp_instruction >> 15 & (uint)31; // Takes out bit number 15 to 19 from instruction
69             m_read_2.Address = (uint)temp_instruction >> 20 & (uint)31; // Takes out bit number 20 to 24 from instruction
70             m_write.Address = (uint)temp_instruction >> 7 & (uint)31; // Takes out bit number 7 to 11 from instruction
71
72             m_CPU.Running = false; // Turn off cpu no more instructions
73         }
74     }
```



Instruction decode and execution

Introduction

Motivation

Synchronous
Message Exchange

Implementing RISC-V in SME

Single Cycle RISC-V

Fetching instruction
and increment

Instruction decode
and execution

Memory access

Branching

Simple datapath


Instructions

Control

Single Cycle
RISC-V
version 2.0

Further work

Storage for data we currently work with and unit for execution
for instructions



Taken from *Computer organization and design RISC V*



Instruction decode and execution

Introduction

Motivation
Synchronous
Message Exchange

Implementing RISC-V in SME

Single Cycle RISC-V
Fetching instruction
and increment
Instruction decode
and execution
Memory access
Branching
Simple datapath
Instructions
Control

Single Cycle RISC-V version 2.0

Further work

```
10 public class ALU : SimpleProcess {
11     [InputBus]
12     private readonly ALUOP m_ALUOP = Scope.CreateOrLoadBus<ALUOP>();
13     [InputBus]
14     private readonly Mux2_Output m_ALU_In_1 = Scope.CreateOrLoadBus<Mux2_Output>();
15     [InputBus]
16     private readonly Mux3_Output m_ALU_In_2 = Scope.CreateOrLoadBus<Mux3_Output>();
17
18     [OutputBus]
19     public readonly ALU_Output output = Scope.CreateOrLoadBus<ALU_Output>();
20
21     protected override void OnTick() {
22         // Checks ALU opcode for which operation it should perform
23         switch (m_ALUOP.Value) {
24             case 0:
25                 output.Value = m_ALU_In_1.Data + m_ALU_In_2.Data; // ADD
26                 break;
27             case 1:
28                 output.Value = m_ALU_In_1.Data - m_ALU_In_2.Data; // SUB
29                 break;
30             case 2:
31                 output.Value = m_ALU_In_1.Data & m_ALU_In_2.Data; // AND
32                 break;
33             case 3:
34                 output.Value = m_ALU_In_1.Data | m_ALU_In_2.Data; // OR
35                 break;
36             case 4:
37                 output.Value = m_ALU_In_1.Data ^ m_ALU_In_2.Data; // XOR
38                 break;
39             case 5:
40                 output.Value = m_ALU_In_1.Data << (int)m_ALU_In_2.Data; // SLL
41                 break;
42             case 6:
43                 output.Value = (m_ALU_In_1.Data < m_ALU_In_2.Data) ? 1:0; // SLT
44                 break;
45             case 7:
46                 output.Value = ((ulong)m_ALU_In_1.Data < (ulong)m_ALU_In_2.Data) ? 1:0; // SLT (U)
47                 break;
48             case 8:
49                 output.Value = (long)((ulong)m_ALU_In_1.Data >> (int)m_ALU_In_2.Data); // SRL
50                 break;
51             case 9:
52                 output.Value = m_ALU_In_1.Data >> (int)m_ALU_In_2.Data; // SRA
53                 break;
```



Instruction decode and execution

Introduction

Motivation

Synchronous

Message Exchange

Implementing RISC-V in SME

Single Cycle RISC-V

Fetching instruction and increment

Instruction decode and execution

Memory access

Branching

Simple datapath

Instructions

Control

Single Cycle RISC-V version 2.0

Further work

Conventions according to RISC-V spec sheet

Register	ABI Name	Description	Saver
x0	zero	Hard-wired zero	—
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	—
x4	tp	Thread pointer	—
x5	t0	Temporary/alternate link register	Caller
x6-7	t1-2	Temporaries	Caller
x8	s0/fp	Saved register/frame pointer	Callee
x9	s1	Saved register	Callee
x10-11	a0-1	Function arguments/return values	Caller
x12-17	a2-7	Function arguments	Caller
x18-27	s2-11	Saved registers	Callee
x28-31	t3-6	Temporaries	Caller
f0-7	ft0-7	FP temporaries	Caller
f8-9	fs0-1	FP saved registers	Callee
f10-11	fa0-1	FP arguments/return values	Caller
f12-17	fa2-7	FP arguments	Caller
f18-27	fs2-11	FP saved registers	Callee
f28-31	ft8-11	FP temporaries	Caller

Taken from *The RISC-V Instruction Set Manual - Volume I: User-Level ISA*



Memory access

Introduction

Motivation

Synchronous
Message Exchange

Implementing RISC-V in SME

Single Cycle RISC-V

Fetching instruction
and increment

Instruction decode
and execution

Memory access

Branching

Simple datapath


Instructions

Control

Single Cycle
RISC-V
version 2.0

Further work

We need memory unit for storing data and immediate generation unit for calculating memory address



Taken from *Computer organization and design RISC V*



Branching

Introduction

Motivation

Synchronous

Message Exchange

Implementing RISC-V in SME

Single Cycle RISC-V

Fetching instruction and increment

Instruction decode and execution

Memory access

Branching

Simple datapath


Instructions

Control

Single Cycle RISC-V version 2.0

Further work


Additional unit needed for branching instructions



Taken from *Computer organization and design RISC V*

Simple datapath

Wiring it up we have our simple datapath



Taken from *Computer organization and design RISC V*



Instructions

Introduction

Motivation

Synchronous

Message Exchange

Implementing RISC-V in SME

Single Cycle RISC-V

Fetching instruction and increment

Instruction decode and execution

Memory access

Branching

Simple datapath

Instructions

Control

Single Cycle RISC-V version 2.0

Further work

Instruction Formats

31	25		24	20		19	15		14	11		7		6	0	
funct7			rs2			rs1	funct3			rd	opcode			R-type		
imm[11:0]						rs1	funct3			rd	opcode			I-type		
imm[11:5]		imm[5]	imm[4:0]			rs1	funct3			rd	opcode			I-type*		
imm[11:5]		rs2			rs1	imm[4:0]			rd	opcode			S-type			
imm[12:10:5]			rs2			rs1	imm[4:1:11]			rd	opcode			B-type		
			imm[31:12]						rd	opcode			U-type			
			imm[20:10:1:11:19:12]						rd	opcode			J-type			


* This is a special case of the RV64I I-type format used by slli, srli and srai instructions where the lower 6 bits (imm[5] and imm[4:0]) are used to determine the shift amount (shamt). If slliw, srliw and sraiw are used it should generate an error if imm[5] \neq 0

RV64I Base Instructions

Name	Fmt	Opcode	Funct3	Funct7/ imm[11:5]	Assembly	Description (in C)
Add	R	0110011	000	0000000	add rd, rs1, rs2	rd = rs1 + rs2
Subtract	R	0110011	000	0100000	sub rd, rs1, rs2	rd = rs1 - rs2
AND	R	0110011	111	0000000	and rd, rs1, rs2	rd = rs1 & rs2
OR	R	0110011	110	0000000	or rd, rs1, rs2	rd = rs1 rs2
XOR	R	0110011	100	0000000	xor rd, rs1, rs2	rd = rs1 ^ rs2

Simple datapath

The R-Type instruction datapath would look like



Taken from *Computer organization and design RISC V*



Control

Introduction

Motivation
Synchronous
Message Exchange

Implementing RISC-V in SME


Single Cycle RISC-V
Fetching instruction and increment
Instruction decode and execution
Memory access
Branching
Simple datapath
Instructions

Control

Single Cycle RISC-V
version 2.0

Further work

We need control unit to determine path for instructions.
Main Control and ALU control are separated to simplify complexity of system.




Taken from *Computer organization and design RISC V*

Single Cycle RISC-V version 2.0

Previous datapath not capable of running all standard instructions.

So we add "missing" units.



Single Cycle RISC-V version 2.0

Introduction

Motivation
Synchronous
Message Exchange


Implementing RISC-V in SME

Single Cycle RISC-V
Fetching instruction and increment
Instruction decode and execution
Memory access
Branching
Simple datapath
Instructions
Control

Single Cycle RISC-V version 2.0

Further work

We notice many units have almost same function.
So datapath can be significantly simplified.





Further work

Introduction

Motivation
Synchronous
Message Exchange

Implementing RISC-V in SME

Single Cycle RISC-V
Fetching instruction
and increment
Instruction decode
and execution
Memory access
Branching
Simple datapath
Instructions
Control

Single Cycle
RISC-V
version 2.0

Further work

- Test on a FPGA
- Run Linux on it
- Pipeline the datapath for improved performance