

Introductio

Synchronous Mossago Eychange

Implementing RISC-V in SME

Single Cycle RISC-V
Fetching instruction
and increment

and execution

Memory access Branching

Simple datapath Instructions

Single Cycle RISC-V

Further work

Implementing RISC-V in Synchronous Message Exchange

Daniel Ramyar

Niels Bohr Institute University of Copenhagen

MAX IV talk December 3, 2019



Overview

Synchronous Message Exchange Implementing RISC-V in

Fetching instruction discrement
Instruction decode and execution
Memory access

Simple datapat Instructions Control

Single Cyclo RISC-V version 2.0

Further wo

- 2 Implementing RISC-V in SME
 Single Cycle RISC-V
 Fetching instruction and increment
 Instruction decode and execution
 Memory access
 Branching
 Simple datapath
 Instructions
 Control
- 3 Single Cycle RISC-V version 2.0
- A Further work



Motivation

Motivation

Synchronous Message Exchan

Implementing RISC-V in SME

Fetching instruction and increment Instruction decode and execution

Memory acc

Simple datapath

Singlo C

Single Cycle RISC-V version 2.0

Further worl

- Most measurement instruments are based on Intel x86 CPU
- Limits the bandwidth at which data collection is possible
- Limits the possibility for custom solutions



Motivation

Introduction

Synchronous Message Exchange

Implementin RISC-V in SME


Fetching instruction and increment Instruction decode and execution

Memory access
Branching
Simple datapath
Instructions

Single Cycle RISC-V version 2.0

Further wor

- RISC-V especially well suited embedding in scientific instruments
- Fully customizable = faster and more power efficient
- Could be implemented in a FPGA
- But FPGA programming is complicated





Synchronous Message Exchange

Synchronous Message Exchange

- Write FPGA applications within .Net framework¹
- Enjoy productivity features of modern language
- Automatic VHDL conversion
- Based on Communicating Sequential Processes (CSP)²

 $^{^{}m 1}$ Building Hardware from C# models, Kenneth Skovhede and Brian Vinter

 $^{^{2}\}mathsf{Communicating}$ sequential processes, Charles Antony Richard Hoare



Synchronous Message Exchange

```
Motivation
Synchronous
Message Exchange
Implementing
RISC-V in
```

RISC-V in SME

and increment
Instruction decode
and execution

Branching Simple datapath

Instructions

Single Cycle RISC-V

Further work

C# SME Code

VHDL



Synchronous Message Exchange

Introduction

Motivation

Synchronous Message Exchange

Implementin RISC-V in SME

Fetching instruction and increment Instruction decode and execution Memory access

Branching Simple datapath Instructions Control

Single Cycle RISC-V version 2.0

urther worl

- Processes are isolated no memory sharing
- Communicates with each other through channels
- Globally synchronous
- Perfect for implementing RISC-V!




Figure: One to one





Figure: One to many



Single Cycle RISC-V

Single Cycle RISC-V

Full datapath for single cycle RISC-V





Fetching instruction and increment

Introduction

Synchronous Message Exchang

Implementing RISC-V in SME

Single Cycle RISC-V Fetching instruction and increment

Instruction decod

and execution


Branching Simple datapat

Simple datapatl Instructions Control

Single Cycle RISC-V version 2.0

Further work

We need memory for instructions and a way to remember current instruction





Fetching instruction and increment

Motivation Synchronous Message Exchange

Single Cycle RISC-V Fetching instruction

and increment
Instruction decode
and execution

and execution
Memory access

Simple datapat

Instructions

Single Cycl RISC-V

Further work

```
public class IM : SimpleProcess {
   private readonly PC_Output m_input = Scope.CreateOrLoadBus<PC_Output>();
   private readonly Read Register 1 m read 1 = Scope.CreateOrLoadBus<Read Register 1>():
   private readonly Read_Register_2 m_read_2 = Scope.CreateOrLoadBus<Read_Register_2>();
   private readonly Write Register m write = Scope.CreateOrLoadBus<Write Register>();
   private readonly Instruction m Instruction = Scope.CreateOrLoadBus<Instruction>():
   [OutputBus]
   private readonly CPU m CPU = Scope.CreateOrLoadBus<CPU>():
   private readonly byte[] Instruction_Memory = System.IO.File.ReadAllBytes["/Users/danielramyar/Downloads/fibo.bin"0;
       ulong temp_address = m_input.Address;
       uint temp instruction:
       if (temp address >= 0 && temp address < (wint)Instruction Memory,Length) {
            temp_instruction = 0u | (uint)Instruction_Memory[temp_address]
                                 | (uint)Instruction_Memory[temp_address + 1] << 16
                                 | (wint)Instruction Memory[temp_address + 2] << 8
                                 | (uint)Instruction Memory(temp address + 3):
           m read 1.Address
                                  = (uint)temp instruction >> 15 & (uint)31; // Takes out bit number 15 to 19 from instruction
           m_read_2.Address
           m write.Address
                                  = (uint)temp instruction >> 7 & (uint)31: // Takes out bit number 7 to 11 from instruction
           m CPU.Running = true: // Keep CPU running
           temp_instruction = Ou; // No Instruction
           m Instruction.Current = temp instruction;
                                  = (uint)temp instruction >> 15 & (uint)31: // Takes out bit number 15 to 19 from instruction
           m read 2.Address
                                  = (wint)temp instruction >> 20 & (wint)31; // Takes out bit number 20 to 24 from instruction
           m write. Address
           m_CPU.Running = false; // Turn of cpu no more instructions
```



Instruction decode and execution

Motivation
Synchronous

Implementing

Single Cycle RISC-V Fetching instruction

Instruction decode


and execution

Branching Simple datapath Instructions

Single Cycl RISC-V

Further worl

Storage for data we currently work with and unit for execution for instructions





Instruction decode and execution

Introduction

Synchronous Message Exchang

Implementing RISC-V in SME

Fetching instruction

Instruction decode and execution

and execution

Memory access

Branching Simple datapa

Instructions

Contro

RISC-V version 2.0

Further work

```
public class ALU : SimpleProcess {
   [InputBus]
   private readonly ALUOP m ALUOP = Scope.CreateOrLoadBus<ALUOP>():
   private readonly Mux2 Output m ALU In 1 = Scope.CreateOrLoadBus<Mux2 Output>():
   private readonly Mux3 Output m ALU In 2 = Scope.CreateOrLoadBus<Mux3 Output>():
   [OutputBus]
   public readonly ALU Output output = Scope.CreateOrLoadBus<ALU Output>():
   protected override void OnTick() {
       switch (m ALUOP. Value) {
               output.Value = m ALU In 1.Data + m ALU In 2.Data:
               output.Value = m ALU In 1.Data - m ALU In 2.Data:
               output.Value = m ALU In 1.Data & m ALU In 2.Data:
               output.Value = m ALU In 1.Data | m ALU In 2.Data:
               output.Value = m ALU In 1.Data ^ m ALU In 2.Data:
               output.Value = m_ALU_In_1.Data << (int)m_ALU In 2.Data;
               output. Value = (m ALU In 1.Data < m ALU In 2.Data) ? 1:8:
               output.Value = ((ulong)m_ALU_In_1.Data < (ulong)m_ALU_In_2.Data) ? 1:0;
               output.Value = (long)((ulong)m_ALU_In_1.Data >> (int)m_ALU_In_2.Data);
               output.Value = m_ALU_In_1.Data >> (int)m_ALU_In_2.Data;
```



Instruction decode and execution

Introduction

Motivation

Synchronous Message Exchange

Implementing RISC-V in SME

Single Cycle RISC-1
Fetching instruction

Instruction decode and execution

Memory access Branching Simple datapatl

Simple datapath Instructions Control

Single Cyclo RISC-V version 2.0

Further wor

Conventions according to RISC-V spec sheet

Register	ABI Name	Description	Saver
x0	zero	Hard-wired zero	_
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	_
x4	tp	Thread pointer	_
x5	t0	Temporary/alternate link register	Caller
x6-7	t1-2	Temporaries	Caller
x8	s0/fp	Saved register/frame pointer	Callee
x9	s1	Saved register	Callee
x10-11	a0-1	Function arguments/return values	Caller
x12-17	a2-7	Function arguments	Caller
x18-27	s2-11	Saved registers	Callee
x28-31	t3-6	Temporaries	Caller
f0-7	ft0-7	FP temporaries	Caller
f8-9	fs0-1	FP saved registers	Callee
f10-11	fa0-1	FP arguments/return values	Caller
f12-17	fa2-7	FP arguments	Caller
f18-27	fs2-11	FP saved registers	Callee
f28-31	ft8-11	FP temporaries	Caller

Taken from The RISC-V Instruction Set Manual - Volume I: User-Level ISA



Memory access

Introduction

Motivation

Synchronous Mossago Eychans

Implementing RISC-V in SME

Fetching instruction and increment Instruction decode


Memory access

Branching Simple datapatl Instructions

Single Cycl RISC-V

Further work

We need memory unit for storing data and immediate generation unit for calculating memory address





Branching

Introduction

Motivation

Synchronous Message Exchang

Implementing RISC-V in SME

Fetching instructio and increment Instruction decode and execution


Memory access
Branching

Simple datapati

Single Cycl RISC-V

Further work

Additional unit needed for branching instructions





Simple datapath

Introduction Motivation

Synchronous Message Exchange

Implementing RISC-V in SME

Fetching instruction and increment
Instruction decode


and execution Memory access

Simple datapath Instructions

Single Cycle RISC-V

Further work

Wiring it up we have our simple datapath





Instructions

Introduction

Synchronous Message Exchang

Implementin RISC-V in SME

Fetching instruction and increment Instruction decoder and execution Memory access

Branching
Simple datapa
Instructions

Single Cycl

RISC-V version 2.0

Further work

Instruction Formats

31	25	24	20	19		15	14	11	7	6	()
	funct7		rs2		rs1		funct3		rd		opcode	R-type
	imm[11:	0]			rs1		funct3		rd		opcode	I-type
imm]	imm[4:0]		rs1		funct3		rd		opcode	I-type*
	imm[11:5]		rs2		rs1		imm[4:0]		rd		opcode	S-type
ir	nm[12 10:5]		rs2		rs1		imm[4:1 11]		rd		opcode	B-type
imm[31:12]								rd		opcode	U-type	
	imm[20 10:1 11 19:12]								rd		opcode	J-type
												_

^{*} This is a special case of the RV64I I-type format used by slli, srli and srai instructions where the lower 6 bits (imm[5] and imm[4:0]) are used to determine the shift amount (shamt). If slliw, srliw and sraiw are used it should generate an error if imm[5] \(\neq 0 \)

RV64I Base Instructions

Name	Fmt	Opcode	Funct3	Funct7/	Assembly	Description (in C)	
		-		imm[11:5]		. , ,	
Add	R	0110011	000	0000000	add rd, rs1, rs2	rd = rs1 + rs2	
Subtract	R	0110011	000	0100000	sub rd, rs1, rs2	rd = rs1 - rs2	
AND	R	0110011	111	0000000	and rd, rs1, rs2	rd = rs1 & rs2	
OR	R	0110011	110	0000000	or rd, rs1, rs2	$rd = rs1 \mid rs2$	
XOR	R	0110011	100	0000000	xor rd, rs1, rs2	$rd = rs1 \hat{r} rs2$	



Simple datapath

Introduction Motivation

Synchronous Message Exchange

Implementing RISC-V in SME


Fetching instruction and increment Instruction decode and execution

Branching
Simple datapat
Instructions

Single Cycle RISC-V

Further worl

The R-Type instruction datapath would look like





Control

Introduction

Motivation

Synchronous Message Exchang

Implementing RISC-V in SME

Fetching instruction and increment Instruction decode and execution


Branching Simple datapat

Control

Single Cycle RISC-V version 2.0

Further work

We need control unit to determine path for instructions. Main Control and ALU control are separated to simplify complexity of system.



Taken from Computer organization and design RISC V



Single Cycle RISC-V version 2.0

Introduction Motivation

Synchronous Message Exchang

Implementing RISC-V in SME

Single Cycle RISC-V Fetching instruction and increment

Instruction decod and execution

Memory acces


Simple datapate

Single Cycle RISC-V version 2.0

Further worl

Previous datapath not capable of running all standard instructions.

So we add "missing" units.





Single Cycle RISC-V version 2.0

Introduction

Motivation

Synchronous Message Exchang

Implementing RISC-V in SME


Fetching instruction and increment Instruction decode and execution Memory access Branching

Simple datapat Instructions Control

Single Cycle RISC-V version 2.0

Further work

We notice many units have almost same function. So datapath can be significantly simplified.





Eurther work

Further work

- Test on a FPGA
- Run Linux on it
- Pipeline the datapath for improved performance