

Introductio

Synchronous Message Exchange

Implementing RISC-V in SME

Single Cycle RISC-V
Fetching instruction
and increment

and execution

Branching Simple datapat

Simple datapatl
Instructions
Control

Single Cycle RISC-V version 2.0

Further work

Implementing RISC-V in Synchronous Message Exchange

Daniel Ramyar

Niels Bohr Institute University of Copenhagen

MAX IV talk December 3, 2019



Overview

Synchronous Message Exchange Implementing RISC-V in

Fetching instruction and increment Instruction decode and execution Memory access

Branching
Simple datapath
Instructions
Control

Single Cycle RISC-V version 2.0

Further wo

- 2 Implementing RISC-V in SME
 Single Cycle RISC-V
 Fetching instruction and increment
 Instruction decode and execution
 Memory access
 Branching
 Simple datapath
 Instructions
 Control
- 3 Single Cycle RISC-V version 2.0
- A Further work



Motivation

Motivation

Synchronous Message Exchang

Implementing RISC-V in SME

Fetching instruction and increment Instruction decoder and execution

Branching

Simple datapath Instructions

Single Cycle RISC-V

Further work

- Most measurement instruments are based on Intel x86 CPU
- Limits the bandwidth at which data collection is possible
- Limits the possibility for custom solutions



Motivation

Introduction

Synchronous Message Exchang

Implementing RISC-V in SME

Fetching instruction and increment Instruction decode and execution

Memory access
Branching
Simple datapath
Instructions
Control

Single Cyclo RISC-V version 2.0

Further wor

- RISC-V especially well suited embedding in scientific instruments
- Fully customizable = faster and more power efficient
- Could be implemented in a FPGA
- But FPGA programming is complicated





Synchronous Message Exchange

Introduction

Motivation

Synchronous Message Exchange

Implementin RISC-V in SME

Fetching instructio and increment Instruction decode

Memory access
Branching
Simple datapath
Instructions

Single Cycle RISC-V

Further worl

- Write FPGA applications within .Net framework¹
- Enjoy productivity features of modern language
- Automatic VHDL conversion
- Based on Communicating Sequential Processes (CSP)²

 $^{^{1}}$ Building Hardware from C# models, Kenneth Skovhede and Brian Vinter

 $^{^{2}\}mathsf{Communicating}$ sequential processes, Charles Antony Richard Hoare



Synchronous Message Exchange

Introduction

Motivation

Synchronous Message Exchange

Implementin RISC-V in SME

Fetching instruction and increment Instruction decode and execution Memory access

Branching Simple datapath Instructions Control

Single Cycle RISC-V version 2.0

urther worl

- Processes are isolated no memory sharing
- Communicates with each other through channels
- Globally synchronous
- Perfect for implementing RISC-V!



Figure: One to one





Figure: One to many



Single Cycle RISC-V

Single Cycle RISC-V

Full datapath for single cycle RISC-V





Fetching instruction and increment

Introduction

Synchronous Message Exchang

Implementing RISC-V in SMF

Single Cycle RISC-V Fetching instruction and increment

Instruction decod

and execution


Branching Simple datapat

Simple datapati Instructions Control

Single Cycle RISC-V version 2.0

Further work

We need memory for instructions and a way to remember current instruction





Instruction decode and execution

Introduction Motivation

Synchronous Message Exchang

Implementing RISC-V in SME

Single Cycle RISC-V

Instruction decode and execution


and execution
Memory access

Branching Simple datapath Instructions

Single Cycle RISC-V

Further worl

Storage for data we currently work with and unit for execution for instructions





Instruction decode and execution

Instruction decode and execution

Conventions according to RISC-V spec sheet

Register	ABI Name	Description	Saver		
x0	zero	Hard-wired zero	_		
x1	ra	Return address	Caller		
x2	sp	Stack pointer	Callee		
x3	gp	Global pointer	_		
x4	tp	Thread pointer	_		
x5	t0	Temporary/alternate link register	Caller		
x6-7	t1-2	Temporaries	Caller		
x8	s0/fp	Saved register/frame pointer	Callee		
x9	s1	Saved register	Callee		
x10-11	a0-1	Function arguments/return values	Caller		
x12-17	a2-7	Function arguments	Caller		
x18-27	s2-11	Saved registers	Callee		
x28-31	t3-6	Temporaries	Caller		
f0-7	ft0-7	FP temporaries	Caller		
f8-9	fs0-1	FP saved registers	Callee		
f10-11	fa0-1	FP arguments/return values	Caller		
f12-17	fa2-7	FP arguments	Caller		
f18-27	fs2-11	FP saved registers	Callee		
f28-31	ft8-11	FP temporaries	Caller		

Taken from The RISC-V Instruction Set Manual - Volume I: User-Level ISA



Memory access

Introduction

Synchronous Message Exchange

Implementing RISC-V in SME

Fetching instruction and increment Instruction decode


Memory access

Simple datapati

Single Cycl RISC-V

Further work

We need memory unit for storing data and immediate generation unit for calculating memory address





Branching

Introduction

Motivation

Synchronous Message Exchang

Implementing RISC-V in SME

Fetching instruction and increment Instruction decode and execution


Memory access
Branching

Simple datapat Instructions

Single Cycl RISC-V version 2.0

Further work

Additional unit needed for branching instructions





Simple datapath

Introduction Motivation

Synchronous Message Exchange

Implementing RISC-V in SME

Fetching instruction and increment


and execution Memory access

Simple datapath Instructions

Single Cycle RISC-V

Further work

Wiring it up we have our simple datapath





Instructions

Introduction

Synchronous
Message Exchang

Implementin RISC-V in SME

Fetching instruction discrete instruction decoder and execution

Branching
Simple datapate
Instructions

Single Cycl

RISC-V version 2.0

Further work

Instruction Formats

31		25	24	20	19	1	5	14	11	7	6		0	
	funct7		rs2			rs1		funct3		rd		opcode		R-type
	i	mm[11:0]				rs1		funct3		rd		opcode		I-type
	imm[11:5]	imm[5]	imm[4	:0]		rs1		funct3		rd		opcode		I-type*
	imm[11:5]		rs2			rs1		imm[4:0]		rd		opcode		S-type
	imm[12 10:5]		rs2			rs1	\neg	imm[4:1 11]		rd		opcode		B-type
	imm[31:12]									rd		opcode		U-type
	imm[20 10:1 11[19:12]								rd		opcode		J-type	

^{*} This is a special case of the RV64I I-type format used by slli, srli and srai instructions where the lower 6 bits (imm[5] and imm[4:0]) are used to determine the shift amount (shamt). If slliw, srliw and sraiw are used it should generate an error if imm[5] \(\neq 0 \)

BV64I Base Instructions

Name	Fmt	Opcode	Funct3	Funct7/	Assembly	Description (in C)
				imm[11:5]		
Add	R	0110011	000	0000000	add rd, rs1, rs2	rd = rs1 + rs2
Subtract	R	0110011	000	0100000	sub rd, rs1, rs2	rd = rs1 - rs2
AND	R	0110011	111	0000000	and rd, rs1, rs2	rd = rs1 & rs2
OR	R	0110011	110	0000000	or rd, rs1, rs2	$rd = rs1 \mid rs2$
XOR	R	0110011	100	0000000	xor rd, rs1, rs2	rd = rs1 rs2
03 10 Y 0 Y 1 3	The state of	0110011	001	0000000		1 1 1 1 1 1 1



Simple datapath

Introduction Motivation

Synchronous Message Exchange

Implementing RISC-V in SME


Fetching instruction and increment Instruction decode and execution

Branching Simple datapat Instructions

Single Cycl RISC-V

Further work

The R-Type instruction datapath would look like





Control

Introduction

Motivation

Synchronous Message Exchang

Implementing RISC-V in SME

Fetching instructio and increment Instruction decode and execution


Branching Simple datapat

Control

Single Cycle RISC-V version 2.0

Further work

We need control unit to determine path for instructions. Main Control and ALU control are separated to simplify complexity of system.



Taken from Computer organization and design RISC V




Single Cycle RISC-V version 2.0

Single Cycle RISC-V version 2.0

Previous datapath not capable of running all standard instructions.

So we add "missing" units.





Single Cycle RISC-V version 2.0

Introduction

Motivation

Synchronous Message Exchang

Implementing RISC-V in SME


Fetching instructio and increment Instruction decode and execution Memory access Branching

Simple datapat Instructions Control

Single Cycle RISC-V version 2.0

Further work

We notice many units have almost same function. So datapath can be significantly simplified.





Further work

IIItroductio

Motivation

Synchronous Message Exchan

Implementin

Fetching instruction

Instruction decod

and execution

Branching

Simple datapatl
Instructions

Single Cycle RISC-V

Further work

- Test on a FPGA
- Run Linux on it
- Pipeline the datapath for improved performance