

Introduction

Synchronous Message Exchange

Implementing RISC-V in SME

Fetching instruction and increment Instruction decode and execution Instruction decode and execution Memory access Branching
Simple datapath

Further work

Implementing RISC-V in Synchronous Message Exchange

Daniel Ramyar

Niels Bohr Institute University of Copenhagen

eScience lunch talk October 2, 2019



Overview

Motivation
Synchronous
Message Exchang

Implementin RISC-V in SME

Instruction decode and execution Instruction decode and execution Memory access Branching Simple datapath

Further wor

- 2 Implementing RISC-V in SME
 Single Cycle RISC-V
 Fetching instruction and increment
 Instruction decode and execution
 Instruction decode and execution
 Memory access
 Branching
 Simple datapath
 Instructions
 Control
- 3 Further work



Motivation

Motivation

Synchronous Message Exchang

Implementing RISC-V in SME

Fetching instruction and increment Instruction decode and execution Instruction decode and execution Memory access

Simple datapath Instructions Control

Further wor

- Most measurement instruments are based on Intel x86 CPU
- Limits the bandwidth at which data collection is possible
- Limits the possibility for custom solutions



Motivation

Introducti

Synchronous Message Exchang

Implementin RISC-V in SME

retching instruction and increment instruction decode and execution decode and execution decode and execution wemory access
Branching
Simple datapath instructions

Further wor

- RISC-V especially well suited embedding in scientific instruments
- Fully customizable = faster and more power efficient
- Could be implemented in a FPGA
- But FPGA programming is complicated





Synchronous Message Exchange

Introduction

Motivation

Synchronous Message Exchange

Implementin RISC-V in SME

Fetching instruction and increment Instruction decode

and execution Memory access Branching Simple datapath

Further worl

- Write FPGA applications within .Net framework¹
- Enjoy productivity features of modern language
- Automatic VHDL conversion
- Based on Communicating Sequential Processes (CSP)²

 $^{^{1}}$ Building Hardware from C# models, Kenneth Skovhede and Brian Vinter

 $^{^{2}\}mathsf{Communicating}$ sequential processes, Charles Antony Richard Hoare



Synchronous Message Exchange

Introduction

Motivation

Synchronous Message Exchange

Implementin RISC-V in SME

Single Cycle RISC-1 Fetching instruction and increment Instruction decode and execution Instruction decode and execution Memory access Branching

Branching Simple datapath Instructions Control

Further worl

- Processes are isolated no memory sharing
- Communicates with each other through channels
- Globally synchronous
- Perfect for implementing RISC-V!




Figure: One to one





Figure: One to many



Single Cycle RISC-V

Single Cycle RISC-V

Full datapath for single cycle RISC-V






Fetching instruction and increment

Fetching instruction and increment

We need memory for instructions and a way to remember current instruction





Instruction decode and execution

Introduction Motivation

Motivation Synchronous Message Exchang

Implementing RISC-V in SME

Single Cycle RISC-\
Fetching instruction

Instruction decode

and execution

Instruction decod


Memory ad

Branching

Instructions

Further wor

Storage for data we currently work with and unit for execution for instructions





Instruction decode and execution

Introduction
Motivation

Synchronous Message Exchange

Implementing RISC-V in SME

Fetching instruction and increment

Instruction decode and execution Memory access Branching

Simple datapati

Further worl

Conventions according to RISC-V spec sheet

Register	ABI Name	Description	Saver
x0	zero	Hard-wired zero	_
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	_
x4	tp	Thread pointer	_
x5	t0	Temporary/alternate link register	Caller
x6-7	t1-2	Temporaries	Caller
x8	s0/fp	Saved register/frame pointer	Callee
x9	s1	Saved register	Callee
x10-11	a0-1	Function arguments/return values	Caller
x12-17	a2-7	Function arguments	Caller
x18-27	s2-11	Saved registers	Callee
x28-31	t3-6	Temporaries	Caller
f0-7	ft0-7	FP temporaries	Caller
f8-9	fs0-1	FP saved registers	Callee
f10-11	fa0-1	FP arguments/return values	Caller
f12-17	fa2-7	FP arguments	Caller
f18-27	fs2-11	FP saved registers	Callee
f28-31	ft8-11	FP temporaries	Caller

Taken from The RISC-V Instruction Set Manual - Volume I: User-Level ISA



Memory access

Introduction

Synchronous Message Exchange

Implementing RISC-V in SME

Fetching instruction and increment
Instruction decode and execution
Instruction decode and execution


Memory access

Branching

Instructions
Control

Further worl

We need memory unit for storing data and immediate generation unit for calculating memory address





Branching

Introduction

Synchronous Message Exchange

Implementing RISC-V in SMF

Fetching instruction and increment

and execution Instruction decod


Instruction deco

Branching

Instructions

Further worl

Additional unit needed for branching instructions





Simple datapath

Introduction Motivation

Synchronous Message Exchange

Implementing RISC-V in SMF

Fetching instruction and increment Instruction decode and execution


and execution
Instruction decod

Memory acco

Simple datapath Instructions

Further wor

Wiring it up we have our simple datapath





Instructions

Motivation
Synchronous

Implementin

Single Cycle RISC.
Fetching instructio
and increment
Instruction decode
and execution
Instruction decode
and execution

Simple datapa Instructions

Further wor

Instruction Formats

31	25	24	20	19	15	14	11	7 (6	0
funct7		rs2		rs	U	funct3	rd		opcode	R-ty
	imm[11:0]			rs	l	funct3	rd		opcode	I-ty
imm[11:5]	imm[5]	imm[4:0]		rsl	l	funct3	rd		opcode	I-ty
imm 11:5		rs2		rs	L	imm[4:0]	rd		opcode	S-ty
imm[12 10:	5]	rs2		rs	l	imm[4:1 11]	rd		opcode	B-ty
imm[31:12]						rd		opcode	U-ty	
imm[20]10:1[11]19:12							rd		opcode	J-ty

^{*} This is a special case of the RV64I I-type format used by slli, srli and srai instructions where the lower 6 bits (imm[5] and imm[4:0]) are used to determine the shift amount (shamt). If slliw, srliw and sraiw are used it should generate an error if imm[5] \(\neq 0 \)

RV64I Base Instructions

Name	Fmt	Opcode	Funct3	Funct7/	Assembly	Description (in C)
				imm[11:5]		
Add	R	0110011	000	0000000	add rd, rs1, rs2	rd = rs1 + rs2
Subtract	R	0110011	000	0100000	sub rd, rs1, rs2	rd = rs1 - rs2
AND	R	0110011	111	0000000	and rd, rs1, rs2	rd = rs1 & rs2
OR	R	0110011	110	0000000	or rd, rs1, rs2	$rd = rs1 \mid rs2$
XOR	R	0110011	100	0000000	xor rd, rs1, rs2	rd = rs1 rs2
COLOR T. C. T	To.	0110011	001	0000000	11 1 1 0	1 1 11 0



Simple datapath

Introduction Motivation

Synchronous Message Exchange

Implementing RISC-V in SME


Fetching instructio and increment Instruction decode and execution Instruction decode and execution

Branching

Instructions
Control

Further wor

The R-Type instruction datapath would look like






Control

Control

We need control unit to determine path for instructions. Main Control and ALU control are separated to simplify complexity of system.



Taken from Computer organization and design RISC V



Further work

Further work

- Implement rest of base instructions
- Pipeline the datapath
- Test on a FPGA