Implement a MIPS processor using SME

Carl-Johannes Johnsen

Department of Computer Science University of Copenhagen


February 14, 2017

Introduction

The goal is to implement a MIPS processor using SME Will follow the same procedure as the old ARK course on DIKU

Single cycle

The first step is to construct a single cycle MIPS processor, i.e. in one clock cycle, exactly one instruction is executed.



Register file

285

286 287

288

289

290

291

292

293

294

295

296

297 298

299

300

301

302 303

304

305 306

307 308

309

310

311

312

313

314

../sme/src/Examples/SingleCycleMIPS/ID.cs

```
public class Register : SimpleProcess
    [InputBus]
    ReadA readA:
    [InputBus]
    ReadB readB:
    [InputBus]
    WriteEnabled regWrite;
    [InputBus]
    WriteAddr writeAddr;
    [InputBus]
    WriteData writeData:
    [OutputBus]
    OutputA outputA;
    [OutputBus]
    OutputB outputB:
    //int[] data = new int[32];
    int[] data = Enumerable.Repeat(0, 32).ToArray();
    protected override void OnTick()
        if (regWrite.flg && writeAddr.val > 0)
        ł
            data[writeAddr.val] = writeData.data;
        }
        outputA.data = data[readA.addr];
        outputB.data = data[readB.addr];
```

27

28 29

30

31

32

33

34

35 36

37

38

39

40

41

42 43

44 45

46

47

48 49

../sme/src/Examples/SingleCycleMIPS/WB.cs

```
[ClockedProcess]
public class WriteBuffer : SimpleProcess
    [InputBus]
    ID.MuxOutput addrIn:
    [InputBus]
    BufIn dataIn;
    [InputBus]
    RegWrite regwriteIn;
    [OutputBus]
    ID.WriteAddr addrOut:
    [OutputBus]
    ID.WriteData dataOut:
    [OutputBus]
    ID.WriteEnabled regwriteOut;
    protected override void OnTick()
        addrOut.val = addrIn.addr;
        dataOut.data = dataIn.data;
        regwriteOut.flg = regwriteIn.flg;
}
```

../sme/src/Examples/SingleCycleMIPS/EX.cs 202 protected override void OnTick() 203 204 int tmp = -1: 205 switch ((ALUOps) op.val) 206 207 case ALUOps.sr: 208 tmp = (int) (unchecked((uint) inA.data) >> inB.data); 209 210 case ALUOps.sl: 211 tmp = (int) (unchecked((uint) inA.data) << inB.data);</pre> 212 break; 213 case ALUOps.sra: 214 tmp = inA.data << inB.data: 215 break; 216 case ALUOps.add: 217 tmp = inA.data + inB.data: 218 break; 219 case ALUOps.addu: 220 tmp = (int) (((uint)inA.data) + ((uint)inB.data)); ../sme/src/Examples/SingleCycleMIPS/EX.cs 261 result.data = tmp; 262 zero.flg = tmp == 0:

240 241

242

243

244

245

246

247

248

249 250

251

252

253

254

255

256

257

258

259 260

261

262

263

../sme/src/Examples/SingleCycleMIPS/ID.cs

```
protected override void OnTick()
   // flag format = [JAL, Jump, RegDst, ALUSrc, MemToReg, RegWrite, MemRead, MemWrite, Branci
   short flags = 0: // nop
   ALUOpcodes alu = 0; // nop
   switch ((Opcodes)input.opcode)
   { // The comments are the flags, X is dont care
       case Opcodes.Rformat: flags = 0x048:
                                                                 break: // 0 0100 1000
       case Opcodes.lw: flags = 0x03B; alu = ALUOpcodes.add; break; // 0 0011 1100
       case Opcodes.sw: flags = 0x022; alu = ALUOpcodes.add; break; // 0 001X 0010
       case Opcodes.beg: flags = 0x001; alu = ALUOpcodes.sub; break; // 0 0X0X 0001
       case Opcodes.addi: flags = 0x028; alu = ALUOpcodes.add; break; // 0 0010 1000
       // default: flags = 0; alu = 0; break;
   }
              = ((flags >> 8) & 1) == 1;
   jal.flg
   jump.flg = ((flags >> 7) & 1) == 1;
   regdst.flg = ((flags >> 6) & 1) == 1;
   alusrc.flg = ((flags >> 5) & 1) == 1:
   memtoreg.flg = ((flags >> 4) & 1) == 1;
   regwrite.flg = ((flags >> 3) & 1) == 1:
   memread.flg = ((flags >> 2) & 1) == 1;
   memwrite.flg = ((flags >> 1) & 1) == 1;
   branch.flg = ( flags
                          & 1) == 1·
   aluop.code
                = (bvte)alu:
```

162 163

164 165

166 167

168

169

170

171 172

173 174 175

176 177

178 179

180

181

182 183 184

../sme/src/Examples/SingleCycleMIPS/EX.cs

```
protected override void OnTick()
    if (op.code == (byte)ALUOpcodes.RFormat) // R format
        switch ((Funcs)funct.val)
            case Funcs.add: output.val = (byte)ALUOps.add; break;
            case Funcs.sub: output.val = (byte)ALUOps.sub; break;
            case Funcs.and: output.val = (byte)ALUOps.and; break;
            case Funcs.or : output.val = (byte)ALUOps.or; break;
            case Funcs.slt: output.val = (byte)ALUOps.slt; break;
           default: output.val = 0: break: // nop
    else
        switch ((ALUOpcodes)op.code)
            case ALUOpcodes.add: output.val = (byte)ALUOps.add; break;
            case ALUOpcodes.sub: output.val = (byte)ALUOps.sub; break;
           default: output.val = 0; break; // nop
```

Splitter and Sign extend

../sme/src/Examples/SingleCycleMIPS/ID.cs

```
protected override void OnTick()
{
    uint tmp = instr.instruction;
    byte opcode = (byte) ((tmp >> 26) & 0x3F);
    byte rs = (byte) ((tmp >> 21) & 0x1F);
    byte rt = (byte) ((tmp >> 16) & 0x1F);
    byte rd = (byte) ((tmp >> 11) & 0x1F);
    byte funct = (byte) (tmp >> 11) & 0x1F);
    byte funct = (byte) (tmp & 0x3F);

    readA.addr = rs;
    readB.addr = rt;
    mux.rd = rd;
    mux.rt = rt;
    control.opcode = opcode;
    signExt.data = (short) (tmp & 0xFFFF); // Last 16 bit
    aluFunct.val = funct;
}
```

../sme/src/Examples/SingleCycleMIPS/ID.cs

Instruction memory

../sme/src/Examples/SingleCycleMIPS/IF.cs protected override void OnTick() {

```
protected override void OnTick()
{
    int i = addr.address;
    if (i >= 0 && i < program.Length)
    {
        instr.instruction = program[i];
        shut.running = true;
    }
    else
    {
        instr.instruction = 0x0; // nop
        shut.running = false;
    }
}</pre>
```

Test program and output

../sme/src/Examples/SingleCycleMIPS/IF.cs

```
78
                 uint[] program =
79
80
                     0x20010005, // addi r1 r0 0x5 - 5
                     0x20020002, // addi r2 r0 0x2 - 2
81
82
                     0x00221820, // add r3 r1 r2 - 7
83
                     0x00232020, // add r4 r1 r3 - 12
                     0x00842820, // add r5 r4 r4 - 24
84
                     0x00A13022, // sub r6 r5 r1 - 19
85
                     0x00233824, // and r7 r1 r3 - 5
86
87
                     0x00234025, // or r8 r1 r3 - 7
88
                     0x0023482A, // slt r9 r1 r3 - 1
89
                     0x0061502A. // slt r10 r3 r1 - 0
90
                     0xAD2B0008. // sw r11 0x8 r9 - 9 -- should not write to register
91
                     0x8D2B0008, // lw r11 0x8 r9 - 9
92
                     0x10270002, // beq r1 r7 0x2 - 0 -- should not write to register, but should jump the nex
93
                     0x200C0003, // addi r12 r0 0x3 - 3 -- should not be executed
94
                     0x200C0003, // addi r12 r0 0x3 - 3 -- should not be executed
95
                     0x200C000F, // addi r12 r0 0xF - 15
96
                 };
```

After the program has run, the register file has the following contents:

Future work

- Construct the Memory unit
- Add support for Jump instructions
- Add more instructions
- Pipelining