# Implementing a MIPS processor using SME

Carl-Johannes Johnsen (grc421)  ${\rm 3rd\ February\ 2017}$ 

Abstract

as o e nuth n so a e u htt

## Contents

1	$\mathbf{tod}$	o introduction?	3
	1.1	Software requirements for using SME	3
	1.2	Logic gates	3
	1.3	Decoder	3
	1.4	Scalable Decoder	3
	1.5	Half adder	4
	1.6	Full adder	4
	1.7	32 bit adder	4
2	Bas	ic logic circuits	5
	2.1	Basic logic gates	5
		2.1.1 Implementation	5
		2.1.2 Testing	5
	2.2	Decoder	5
		2.2.1 Testing	6
	2.3	Adder	6
		2.3.1 Half adder	6
		2.3.2 Full adder	6
		2.3.3 <i>n</i> -bit adder	6
		2.3.4 Testing	6

## 1 todo introduction?

## 1.1 Software requirements for using SME

SME terminology!

SME is a library for C#. Therefor we need to setup a development environment for C#. We will be using mono URL

Now that we have mono installed, we need to download and run SME. We start by cloning the project from github: URL!. Then, we add the project in monodevelop. Before building the project, we need to generate a few files (SME.Render.VHDL/Entity.tt and SME.Render.VHDL/TopLevel.tt, which is done by right clicking the file, and choosing 'Tools > Process T4 Template'. Finally, we can open one of the example programs, and press f5 to build and run.

## 1.2 Logic gates

To start with, I am going to implement the 4 basic logic gates: AND, OR, NOT and XOR, as these are the basic building blocks of a processor.

I start by describing the busses. I have one input bus, which has two fields: Bit1 and Bit2, and an output bus, which has four fields, one for each gate. Note that these interfaces has to be public

Then I define the processes for each of the logic gates. They are very simple, as they just take the two inputs, applies their logic operation, and puts the output on the designated lane on the output bus.

Finally, I wrote a test process, which feeds input to the gate processes, stores the output from the gate processes, and finally verifies the collected results,

	Bit1	Bit2	AND	OR	NOT	XOR
	false	false	false	false	true	false
which is:	false	${\it true}$	false	${ m true}$	${ m true}$	true
	${ m true}$	false	false	true	false	${ m true}$
	${\it true}$	${\it true}$	true	${\it true}$	false	false

## 1.3 Decoder

A decoder takes an n-bit input, and has  $2^n$  outputs. Exactly one of the outputs are 1 on any given input. If the value of the input is 0, then bit0 of the output is set to 1, and the rest is set to 0. If the value of the input is 124, then bit124 is set to 1, and the rest is set to 0.

I have implemented a 2-bit encoder, by having 2 NOT gates, and 4 AND gates:

#### 1.4 Scalable Decoder

The previous decoder was a hardcoded decoder, i.e. that I had manually defined all of the busses and the processes. Since SME requires that everything is known at compile time, we have to define everything statically. This results in an exponential amount of work when making a larger decoder, where the work is primarely defining the buses, each has to have an unique name, and defining the processes, as each has to read from a different bus, or in another case, read from a different wire on the bus.

To solve this, I have used T4 Templates to generate the source code files for me, since the network is just a bunch of busses, NOT gates and AND gates.

#### 1.5 Half adder

A half adder is a circuit, which takes 2 inputs, each one bit, and adds them together, outputting a sum bit and a carry bit.

#### 1.6 Full adder

A full adder is a circuit, which takes 3 inputs, each one bit, and adds them together, outputting a sum bit, and a carry bit. The difference between a half adder and a full adder is the extra input, which is designated to be the carry from the previous full adder in a chain of adders.

#### 1.7 32 bit adder

Now that I have made scalable SME networks, an half adder and a full adder, I can make a 32 bit adder. The 32 bit adder starts with an half adder connected to the first bit of the first input number and to the first bit of the second input number. The output of the half adder is the first bit of the output. The remainder of the adder consists of 31 full adders, where we say that the ith full adder is connected to the ith bit of both of the input numbers, to the carry from the i-1th adder, and outputs the ith bit of the result, and the ith carry. The last carry is the flag indicating whether or not the addition produced an overflow.

I have made the implementation using Templates, and as such, we can also use this to produce an n-bit adder, just by changing the BitWidth variable of each of the template files.

Bit1	Bit2	AND	OR	NOT	XOR
false	false true false true	false	${\rm false}$	true	false
false	$\operatorname{true}$	false	$\operatorname{true}$	$\operatorname{true}$	$\operatorname{true}$
${ m true}$	false	false	$\operatorname{true}$	false	$\operatorname{true}$
${\it true}$	${\it true}$	true	true	false	false

Table 1: The truth table for the four basic logic gates. Note: NOT is only considering Bit1.

## 2 Basic logic circuits

In this section, I will be looking at some basic combinatorial circuits. I start by looking at some logic gates, which implement some boolean functions. All of the considered values in the system are binary, e.g. the logic gates works on 1s and 0s.

### 2.1 Basic logic gates

Start by defining the basic logic gates, which are common for most circuits. A logic gate is a circuit abstraction, which has inputs and outputs. Its output values are based upon the input values.

AND - outputs 1 iff. all of its inputs are 1, otherwise it outputs 0.

OR - outputs 1 if one or more of its inputs are 1, otherwise it outputs 0.

 $\mathtt{NOT}$  -outputs the inverse of its input, i.e. 1 becomes 0 and 0 becomes 1.

XOR - outputs 1 iff exactly one of its inputs are 1, otherwise it outputs 0

The full truth table for all of the four logic gates can be seen in Table 1

#### 2.1.1 Implementation

Implementing each of these four logic gates is quite simple: There is an input bus with two 1-bit values, a process for each of the gates, and an output bus with a 1-bit value for each of the logic gates.

#### 2.1.2 Testing

To test the four processes, I have made a process, which sets the bits to all of the values in the truth table, and checks whether or not each process outputs the expected value from the truth table. How the processes are connected can be seen in Figure 1.

#### 2.2 Decoder

The first combinatorial circuit I make is the decoder. An decoder takes an n-bit input, and produces an  $2^n$ -bit output, where the bit corresponding to the input numbers value is set to 1. E.g. if the input value is the binary representation of the number 5, then the 5th output bit will be 1, and the rest will be 0.




Figure 1: The structure of the test of the logic gates




Figure 2: An 2-bit decoder made by AND and NOT gates.

A decoder can be made from a set of NOT and AND gates. We need to have n NOT gates, and  $2^n$  AND gates. For each input, we split it into two, and send the copy to a NOT gate. Then for each output, we attach an AND gate, and give it inputs corresponding to the binary representation of the number E.g. if we get the number 5, the binary representation is 101, i.e. the 5th AND gate gets input from Bit0, NOT Bit1 and Bit2. An example of a 2-bit decoder can be seen in Figure 2.

- 2.2.1 Testing
- 2.3 Adder
- 2.3.1 Half adder
- 2.3.2 Full adder
- **2.3.3** *n*-bit adder
- **2.3.4** Testing