

Implementing a MIPS processor using SME

Carl-Johannes Johnsen

Department of Computer Science
University of Copenhagen

May 19, 2017

The Machine Architecture class at DIKU taught the theory of computer organization and design. However, it did not teach how to construct specialized hardware, as one might implement on an FPGA.

FPGAs are more attractive than general purpose CPUs in some applications, as they do not necessarily have the same overhead in both performance and power usage, as they are not as complex.

However, FPGAs are programmed using Hardware Description Languages, which are very tedious to program. This has changed with SME.

The SME programming model is similar to the CSP model, except it is globally synchronous, has broadcasting channels and a hidden clock. This makes it more suitable for generating hardware models than CSP. Additionally, SME can be transpiled into VHDL, which can be written onto an FPGA.


I am implementing a MIPS processor as taught in Machine Architecture by using SME, and documenting the process, so it could be used as teaching material for a course on hardware development.

I started by implementing some basic combinatorial circuits, as this was a simple approach to SME. The first one I made consisted of four processes, which simulate four basic gates: AND, NOT, OR and XOR.

Then I connected these into networks: an decoder, a half adder and a full adder.

Basic combinatorial - Full adder example

```
1 public interface InputA : IBus {
2     bool bit { get; set; }
3 }
4 ...
5 public class AndGate : SimpleProcess {
6     [InputBus] InputB input1;
7     [InputBus] InputC input2;
8     [OutputBus] Internal3 output;
9
10    protected override void OnTick() {
11        output.bit = input1.bit && input2.bit;
12    }
13 }
14
15 public class OrGate : SimpleProcess {
16     ...
17    protected override void OnTick() {
18        output.bit = input1.bit || input2.bit;
19    }
20 }
21
22 public class XorGate : SimpleProcess {
23     ...
24    protected override void OnTick() {
25        output.bit = input1.bit ^ input2.bit;
26    }
27 }
```




Components

After getting some experience with SME, i started working on the MIPS processor. I started by implementing each of the components as SME processes, as I can then verify them individually.

```
1 public class Register : SimpleProcess {
2     ...
3     uint[] data = new uint[32];
4
5     protected override void OnTick() {
6         if (write.enabled && write.addr > 0)
7             data[write.addr] = write.data;
8         outputA.data = data[readA.addr];
9         outputB.data = data[readB.addr];
10    }
11 }
```


Single Cycle

With all of the components implemented and verified, 'wiring' up the processes is straightforward, as the busses should just be named accordingly.



Pipelining

Following the procedure from the Machine Architecture class, I have pipelined the processor, and handled the hazards introduced by pipelining with an hazard detection unit, and a forwarding unit.




To test both the single cycle processor and the pipelined processor, I have made some programs in MIPS assembler. To verify both the number of executed clock ticks and the results of the program, I have run them in the MIPS simulation program MARS.

		# CT MARS	# CT	time (ms)	clockrate (hz)
Towers of Hanoi	$n = 5$	719	720 - 1058	516 - 1190	~ 1395 - ~ 889
Quicksort	$n = 8$	483	484 - 763	375 - 895	~ 1290 - ~ 852
Fibonacci	$n = 10$	85	86 - 126	113 - 212	~ 761 - ~ 594

As mentioned SME can be transpiled into VHDL. Once the VHDL has been transpiled, it can be simulated by `ghdl`, in order to get a quick pointer on the correctness of the transpiled code. Once the code has passed simulation, it can be synthesized and implemented on a FPGA with the use of FPGA tools.

This is as far as I am with the project. So far, I have successfully generated VHDL for all of the basic combinatorial networks, individual components and the single cycle processor. However, the processor fails synthesization.

Synthesizing - Single cycle processor RTL



Synthesizing - Logic gates

I have only managed to fully implement the first SME network, which consisted of the four basic gates.



- Synthesize and write single cycle processor to FPGA
- Synthesize and write the pipelined processor to FPGA
- Fit more cores onto a single FPGA
- Introduce multiple execution paths