

MIPS Registers and Usage Convention

Register Name	Number	Usage
zero	0	Constant 0
at	1	Reserved for assembler
v0	2	Expression evaluation and results of a function
v1	3	Expression evaluation and results of a function
a0	4	Argument 1
a1	5	Argument 2
a2	6	Argument 3
a3	7	Argument 4
t0	8	Temporary (not preserved across call)
t1	9	Temporary (not preserved across call)
t2	10	Temporary (not preserved across call)
t3	11	Temporary (not preserved across call)
t4	12	Temporary (not preserved across call)
t5	13	Temporary (not preserved across call)
t6	14	Temporary (not preserved across call)
t7	15	Temporary (not preserved across call)
s0	16	Saved temporary (preserved across call)
s1	17	Saved temporary (preserved across call)
s2	18	Saved temporary (preserved across call)
s3	19	Saved temporary (preserved across call)
s4	20	Saved temporary (preserved across call)
s5	21	Saved temporary (preserved across call)
s6	22	Saved temporary (preserved across call)
s7	23	Saved temporary (preserved across call)
t8	24	Temporary (not preserved across call)
t9	25	Temporary (not preserved across call)
k0	26	Reserved for OS kernel
k1	27	Reserved for OS kernel
gp	28	Pointer to global area
sp	29	Stack pointer
fp	30	Frame pointer
ra	31	Return address (used by function call)

System Services

Service	System Call Code	Arguments	Result
print_int	1	\$a0 = integer	
print_float	2	\$f12 = float	
print_double	3	\$f12 = double	
print_string	4	\$a0 = string	
read_int	5		integer (in \$v0)
read_float	6		float (in \$f0)
read_double	7		double (in \$f0)
read_string	8	\$a0 = buffer, \$a1 = length	
sbrk	9	\$a0 = amount	address (in \$v0)
exit	10		
print_char	11	\$a0 = char	
read_char	12		char (in \$v0)

System calls are performed by loading the System Call Code into register v0 and then invoking the syscall instruction.

Assembler Directives

<code>.align n</code>	Align the next datum on a 2 ⁿ byte boundary. For example, <code>.align 2</code> aligns the next value on a word boundary. <code>.align 0</code> turns off automatic alignment of <code>.half</code> , <code>.word</code> , <code>.float</code> , and <code>.double</code> directives until the next <code>.data</code> or <code>.kdata</code> directive.
<code>.ascii str</code>	Store the string in memory, but do not null-terminate it.
<code>.asciiz str</code>	Store the string in memory and null-terminate it.
<code>.byte b1, ..., bn</code>	Store the <i>n</i> values in successive bytes of memory.
<code>.data</code>	The following data items should be stored in the data segment. If the optional argument <i>addr</i> is present, the items are stored beginning at address <i>addr</i> .
<code>.double d1, ..., dn</code>	Store the <i>n</i> floating point double precision numbers in successive memory locations.
<code>.extern sym size</code>	Declare that the datum stored at <i>sym</i> is <i>size</i> bytes large and is a global symbol. This directive enables the assembler to store the datum in a portion of the data segment that is efficiently accessed via register \$gp.
<code>.float f1, ..., fn</code>	Store the <i>n</i> floating point single precision numbers in successive memory locations.
<code>.globl sym</code>	Declare that symbol <i>sym</i> is global and can be referenced from other files.
<code>.half h1, ..., hn</code>	Store the <i>n</i> 16-bit quantities in successive memory halfwords.
<code>.kdata</code>	The following data items should be stored in the kernel data segment. If the optional argument <i>addr</i> is present, the items are stored beginning at address <i>addr</i> .
<code>.ktext</code>	The next items are put in the kernel text segment. In SPIM, these items may only be instructions or words (see the <code>.word</code> directive below). If the optional argument <i>addr</i> is present, the items are stored beginning at address <i>addr</i> .
<code>.space n</code>	Allocate <i>n</i> bytes of space in the current segment (which must be the data segment in SPIM).
<code>.text</code>	The next items are put in the user text segment. In SPIM, these items may only be instructions or words (see the <code>.word</code> directive below). If the optional argument <i>addr</i> is present, the items are stored beginning at address <i>addr</i> .
<code>.word w1, ..., wn</code>	

Store the n 32-bit quantities in successive memory words.

SPIM Instruction Set

Arithmetic and Logical Instructions

<code>abs Rdest, Rsrc</code>	Absolute Value
<code>add Rdest, Rsrc1, Src2</code>	Addition (with overflow)
<code>addi Rdest, Rsrc1, Imm</code>	Addition Immediate (with overflow)
<code>addu Rdest, Rsrc1, Src2</code>	Addition (without overflow)
<code>addiu Rdest, Rsrc1, Imm</code>	Addition Immediate (without overflow)
<code>and Rdest, Rsrc1, Src2</code>	AND
<code>andi Rdest, Rsrc1, Imm</code>	AND Immediate
<code>div Rsrc1, Rsrc2</code>	Divide (with overflow)
<code>divu Rsrc1, Rsrc2</code>	Divide (without overflow)
<code>div Rdest, Rsrc1, Src2</code>	Divide (with overflow)
<code>divu Rdest, Rsrc1, Src2</code>	Divide (without overflow)
<code>mul Rdest, Rsrc1, Src2</code>	Multiply (without overflow)
<code>mulo Rdest, Rsrc1, Src2</code>	Multiply (with overflow)
<code>mulou Rdest, Rsrc1, Src2</code>	Unsigned Multiply (with overflow)
<code>mult Rsrc1, Rsrc2</code>	Multiply
<code>multu Rsrc1, Rsrc2</code>	Unsigned Multiply
<code>neg Rdest, Rsrc</code>	Negate Value (with overflow)
<code>negu Rdest, Rsrc</code>	Negate Value (without overflow)
<code>nor Rdest, Rsrc1, Src2</code>	NOR
<code>not Rdest, Rsrc</code>	NOT
<code>or Rdest, Rsrc1, Src2</code>	OR
<code>ori Rdest, Rsrc1, Imm</code>	OR Immediate
<code>rem Rdest, Rsrc1, Src2</code>	Remainder
<code>remu Rdest, Rsrc1, Src2</code>	Unsigned Remainder
<code>rol Rdest, Rsrc1, Src2</code>	Rotate Left
<code>ror Rdest, Rsrc1, Src2</code>	Rotate Right
<code>sll Rdest, Rsrc1, Src2</code>	Shift Left Logical
<code>sllv Rdest, Rsrc1, Rsrc2</code>	Shift Left Logical Variable
<code>sra Rdest, Rsrc1, Src2</code>	Shift Right Arithmetic
<code>srav Rdest, Rsrc1, Rsrc2</code>	Shift Right Arithmetic Variable
<code>srl Rdest, Rsrc1, Src2</code>	Shift Right Logical
<code>srlv Rdest, Rsrc1, Rsrc2</code>	Shift Right Logical Variable
<code>sub Rdest, Rsrc1, Src2</code>	Subtract (with overflow)
<code>subu Rdest, Rsrc1, Src2</code>	Subtract (without overflow)
<code>xor Rdest, Rsrc1, Src2</code>	XOR
<code>xori Rdest, Rsrc1, Imm</code>	XOR Immediate

Comparison Instructions

<code>seq Rdest, Rsrc1, Src2</code>	Set Equal
<code>sge Rdest, Rsrc1, Src2</code>	Set Greater Than Equal
<code>sgeu Rdest, Rsrc1, Src2</code>	Set Greater Than Equal Unsigned
<code>sgt Rdest, Rsrc1, Src2</code>	Set Greater Than
<code>sgtu Rdest, Rsrc1, Src2</code>	Set Greater Than Unsigned
<code>sle Rdest, Rsrc1, Src2</code>	Set Less Than Equal
<code>sleu Rdest, Rsrc1, Src2</code>	Set Less Than Equal Unsigned
<code>slt Rdest, Rsrc1, Src2</code>	Set Less Than
<code>slti Rdest, Rsrc1, Imm</code>	Set Less Than Immediate
<code>sltu Rdest, Rsrc1, Src2</code>	Set Less Than Unsigned
<code>sltiu Rdest, Rsrc1, Imm</code>	Set Less Than Unsigned Immediate
<code>sne Rdest, Rsrc1, Src2</code>	Set Not Equal

Branch and Jump Instructions

<code>b label</code>	Branch instruction
<code>bczt label</code>	Branch Coprocessor <i>z</i> True
<code>bczf label</code>	Branch Coprocessor <i>z</i> False
<code>beq Rsrc1, Src2, label</code>	Branch on Equal
<code>beqz Rsrc, label</code>	Branch on Equal Zero
<code>bge Rsrc1, Src2, label</code>	Branch on Greater Than Equal
<code>bgeu Rsrc1, Src2, label</code>	Branch on GTE Unsigned
<code>bgez Rsrc, label</code>	Branch on Greater Than Equal Zero
<code>bgezal Rsrc, label</code>	Branch on Greater Than Equal Zero And Link
<code>bgt Rsrc1, Src2, label</code>	Branch on Greater Than
<code>bgtu Rsrc1, Src2, label</code>	Branch on Greater Than Unsigned
<code>bgtz Rsrc, label</code>	Branch on Greater Than Zero
<code>ble Rsrc1, Src2, label</code>	Branch on Less Than Equal
<code>bleu Rsrc1, Src2, label</code>	Branch on LTE Unsigned
<code>blez Rsrc, label</code>	Branch on Less Than Equal Zero
<code>bgezal Rsrc, label</code>	Branch on Greater Than Equal Zero And Link
<code>bltzal Rsrc, label</code>	Branch on Less Than And Link
<code>blt Rsrc1, Src2, label</code>	Branch on Less Than
<code>bltu Rsrc1, Src2, label</code>	Branch on Less Than Unsigned
<code>bltz Rsrc, label</code>	Branch on Less Than Zero
<code>bne Rsrc1, Src2, label</code>	Branch on Not Equal
<code>bnez Rsrc, label</code>	Branch on Not Equal Zero
<code>j label</code>	Jump
<code>jal label</code>	Jump and Link
<code>jalr Rsrc</code>	Jump and Link Register
<code>jr Rsrc</code>	Jump Register

Load Instructions

<code>la Rdest, address</code>	Load Address
<code>lb Rdest, address</code>	Load Byte
<code>lbu Rdest, address</code>	Load Unsigned Byte
<code>ld Rdest, address</code>	Load Double-Word
<code>li Rdest, imm</code>	Load Immediate
<code>lh Rdest, address</code>	Load Halfword
<code>lhu Rdest, address</code>	Load Unsigned Halfword
<code>lui Rdest, imm</code>	Load Upper Immediate
<code>lw Rdest, address</code>	Load Word
<code>lwcx Rdest, address</code>	Load Word Coprocessor <i>z</i>
<code>lwl Rdest, address</code>	Load Word Left
<code>lwr Rdest, address</code>	Load Word Right
<code>ulh Rdest, address</code>	Unaligned Load Halfword
<code>ulhu Rdest, address</code>	Unaligned Load Halfword Unsigned
<code>ulw Rdest, address</code>	Unaligned Load Word

Store Instructions

<code>sb Rsrc, address</code>	Store Byte
<code>sd Rsrc, address</code>	Store Double-Word
<code>sh Rsrc, address</code>	Store Halfword
<code>sw Rsrc, address</code>	Store Word
<code>swcx Rsrc, address</code>	Store Word Coprocessor <i>z</i>
<code>swl Rsrc, address</code>	Store Word Left
<code>swr Rsrc, address</code>	Store Word Right
<code>ush Rsrc, address</code>	Unaligned Store Halfword
<code>usw Rsrc, address</code>	Unaligned Store Word

Data Movement Instructions

move Rdest, Rsrc
 mfhi Rdest
 mflo Rdest
 mthi Rdest
 mtlo Rdest
 mfcz Rdest, CPsrc
 mfc1.d Rdest, FRsrc1
 mtcz Rsrc, CPdest

Move
 Move From hi
 Move From lo
 Move To hi
 Move To lo
 Move From Coprocessor z
 Move Double From Coprocessor 1
 Move To Coprocessor z

ASCII Table

Dec	Hx	Oct	Char	Dec	Hx	Oct	Html	Chr	Dec	Hx	Oct	Html	Chr	Dec	Hx	Oct	Html	Chr
0	0	000	NUL (null)	32	20	040	 	Space	64	40	100	@	@	96	60	140	`	`
1	1	001	SOH (start of heading)	33	21	041	!	!	65	41	101	A	A	97	61	141	a	a
2	2	002	STX (start of text)	34	22	042	"	"	66	42	102	B	B	98	62	142	b	b
3	3	003	ETX (end of text)	35	23	043	#	#	67	43	103	C	C	99	63	143	c	c
4	4	004	EOT (end of transmission)	36	24	044	$	\$	68	44	104	D	D	100	64	144	d	d
5	5	005	ENQ (enquiry)	37	25	045	%	%	69	45	105	E	E	101	65	145	e	e
6	6	006	ACK (acknowledge)	38	26	046	&	&	70	46	106	F	F	102	66	146	f	f
7	7	007	BEL (bell)	39	27	047	'	'	71	47	107	G	G	103	67	147	g	g
8	8	010	BS (backspace)	40	28	050	((72	48	110	H	H	104	68	150	h	h
9	9	011	TAB (horizontal tab)	41	29	051))	73	49	111	I	I	105	69	151	i	i
10	A	012	LF (NL line feed, new line)	42	2A	052	*	*	74	4A	112	J	J	106	6A	152	j	j
11	B	013	VT (vertical tab)	43	2B	053	+	+	75	4B	113	K	K	107	6B	153	k	k
12	C	014	FF (NP form feed, new page)	44	2C	054	,	,	76	4C	114	L	L	108	6C	154	l	l
13	D	015	CR (carriage return)	45	2D	055	-	-	77	4D	115	M	M	109	6D	155	m	m
14	E	016	SO (shift out)	46	2E	056	.	.	78	4E	116	N	N	110	6E	156	n	n
15	F	017	SI (shift in)	47	2F	057	/	/	79	4F	117	O	O	111	6F	157	o	o
16	10	020	DLE (data link escape)	48	30	060	0	0	80	50	120	P	P	112	70	160	p	p
17	11	021	DC1 (device control 1)	49	31	061	1	1	81	51	121	Q	Q	113	71	161	q	q
18	12	022	DC2 (device control 2)	50	32	062	2	2	82	52	122	R	R	114	72	162	r	r
19	13	023	DC3 (device control 3)	51	33	063	3	3	83	53	123	S	S	115	73	163	s	s
20	14	024	DC4 (device control 4)	52	34	064	4	4	84	54	124	T	T	116	74	164	t	t
21	15	025	NAK (negative acknowledge)	53	35	065	5	5	85	55	125	U	U	117	75	165	u	u
22	16	026	SYN (synchronous idle)	54	36	066	6	6	86	56	126	V	V	118	76	166	v	v
23	17	027	ETB (end of trans. block)	55	37	067	7	7	87	57	127	W	W	119	77	167	w	w
24	18	030	CAN (cancel)	56	38	070	8	8	88	58	130	X	X	120	78	170	x	x
25	19	031	EM (end of medium)	57	39	071	9	9	89	59	131	Y	Y	121	79	171	y	y
26	1A	032	SUB (substitute)	58	3A	072	:	:	90	5A	132	Z	Z	122	7A	172	z	z
27	1B	033	ESC (escape)	59	3B	073	;	;	91	5B	133	[[123	7B	173	{	{
28	1C	034	FS (file separator)	60	3C	074	<	<	92	5C	134	\	\	124	7C	174	|	
29	1D	035	GS (group separator)	61	3D	075	=	=	93	5D	135]]	125	7D	175	}	}
30	1E	036	RS (record separator)	62	3E	076	>	>	94	5E	136	^	^	126	7E	176	~	~
31	1F	037	US (unit separator)	63	3F	077	?	?	95	5F	137	_	_	127	7F	177		DEL

Source: www.LookupTables.com