



OPENARTY SPECIFICATION

Dan Gisselquist, Ph.D.
dgisselq (at) ieee.org

June 30, 2020

Copyright (C) 2020, Gisselquist Technology, LLC

This project is free software (firmware): you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation, either version 3 of the License, or (at your option) any later version.

This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.

You should have received a copy of the GNU General Public License along with this program. If not, see <http://www.gnu.org/licenses/> for a copy.

Revision History

Rev.	Date	Author	Description
0.0	6/20/2016	Gisselquist	First Draft
0.0	10/21/2016	Gisselquist	More Comments Added
0.0	11/18/2016	Gisselquist	Added a getting started section
0.0	04/19/2017	Gisselquist	Added memory config setup images

Contents

	Page
1 Introduction	1
2 Getting Started	4
2.1 Building the Core	4
2.2 Building the board support files	13
2.3 Building the Verilator Simulation	14
2.4 Initially installing the core	14
2.5 Connecting the PMods	14
2.6 Testing the peripherals	15
2.7 Subsequent Core Updates	17
2.8 Building the ZipCPU tool-chain	17
2.9 Building your first ZipCPU program	18
2.10 Loading a program	18
2.11 Some other test programs	18
3 Architecture	19
3.1 Bus Structure	19
3.2 DDR3 SDRAM	20
3.3 Flash	20
3.4 Block RAM	20
3.5 Ethernet	20
3.6 SD Card	21
3.7 GPS Tracking	21
3.8 Configuration port	21
3.9 OLED	22
3.10 Real Time Clock	22
3.11 LEDs	22
3.12 Buttons	23
3.13 Switches	23
3.14 Startup counter	23
3.15 GPS UART	23
3.16 Auxilliary UART	23
3.17 GPIO	24
3.18 Linker Script	24
4 Software	25
4.1 Directory Structure	25
4.2 Zip CPU Tool Chain	25
4.3 Bench Test Software	25
4.4 Host Software	25
4.4.1 Scheduler	25
5 Operation	26

6	Registers	27
6.1	ZipSystem	28
6.2	Peripheral I/O Control	29
6.2.1	Version	29
6.2.2	Interrupt Controller	29
6.2.3	Last Bus Error Address	30
6.2.4	Power counter	32
6.2.5	Button and Switch Register	32
6.2.6	LED control register	32
6.2.7	UART setup registers	33
6.2.8	Color LED registers	33
6.2.9	RTC date register	33
6.2.10	General Purpose I/O	34
6.2.11	UART Data Registers	34
6.2.12	System seconds counter	35
6.2.13	GPS Subsecond time	35
6.2.14	GPS derived clock step	35
6.3	Debugging Scopes	35
6.4	Real-Time Clock	35
6.5	SD Card controller	36
6.6	GPS PPS Tracking Loop control	36
6.7	GPS testbench info	36
6.8	OLEDrgb control	37
6.9	Internal Configuration Access Port	38
6.10	Network Packet interface control	39
6.11	Ethernet MDIO configuration registers	41
6.12	Flash Memory	41
7	Wishbone Datasheet	45
8	Clocks	46
9	I/O Ports	48

Figures

Figure		Page
2.1.	Create a project directory	4
2.2.	Select the correct FPGA	5
2.3.	Open the IP catalog from the Vivado Window Menu	5
2.4.	Open the Memory Interface Generaor from the IP catalog	6
2.5.	MIG #1	6
2.6.	Select Pin Compatible FPGAs	7
2.7.	Memory standard selection: Pick DDR3	8
2.8.	MIG Configuration Options	8
2.9.	AXI memory options	9
2.10.	Memory Controller Options	10
2.11.	MIG FPGA Options	11
2.12.	Termination Impedence	11
2.13.	Select a fixed pin assignment	12
2.14.	Load a known XDC file	12
2.15.	MIG #14	13
2.16.	Showing how the PMods are Connected	15
6.1.	Button/Switch register layout	32
6.2.	LED control register layout	32
6.3.	UART setup register format	33
6.4.	RTC Date register layout	33
6.5.	Receive UART register layout	34
6.6.	Transmit UART register layout	34
6.7.	OLED data register: Data write format, and power control read/write format	37
6.8.	Four separate OLED control register write formats	38
6.9.	Network transmit control register, NETTX	39
6.10.	Network receive control register, NETRX	41
6.11.	Flash Erase/Write control register layout	43

Tables

Table		Page
6.1.	Address Regions	27
6.2.	ZipSystem Addresses	28
6.3.	I/O Peripheral Registers	29
6.4.	Primary System Interrupts	30
6.5.	Auxilliary System Interrupts	31
6.6.	Bus Interrupts	31
6.7.	GPS PPS Tracking Control Registers	36
6.8.	OLED Control Registers	37
6.9.	Network Packet control registers	39
6.10.	Flash control registers	42
8.1.	OpenArty clocks	47
9.1.	List of IO ports	49

Preface

Dan Gisselquist, Ph.D.

1.

Introduction

At \$ 99, the Arty is a very economical FPGA platform for doing a lot of things. It was designed to support the MicroBlaze soft CPU platform, and as a result it has a lot more memory plus ethernet support. Put together, it feels like it was designed for soft-core CPU development. Indeed, it has an amazing capability for its price.

Instructions and examples for using the Arty, however, tend to focus on schematic design development techniques. While these may seem like an appropriate way to introduce a beginner to hardware design, these techniques introduce a whole host of problems.

The first and perhaps biggest problem is that it can be difficult to trouble shoot what is going on. This is a combination of two factors. The first is that many of the reference schematic designs make use of proprietary IP. In an effort to protect both their IP and themselves, companies providing such IP resources often make them opaque, and difficult to see the internals of. As a result, it can be difficult to understand why that IP isn't working in your design. Further, while many simulation tools exist, only the Xilinx tools will allow full simulation of Xilinx proprietary IP. Finally, while it may be simple to select a part and "wire" it up within a schematic, most IP components have many, many configuration options which are then hidden from the user within the simplified component. These options may be the difference between successfully using the component and an exercise in frustration. Put together, all of these features of schematic design make the design more difficult to troubleshoot, and often even impossible to troubleshoot using open source tools such as Verilator.

Another problem is that schematic based designs often hide their FPGA resource usage. They can easily become resource hogs, leaving the designer unaware of the consequences of what he/she is implementing. As an example, the memory interface generated by Xilinx's Memory Interface Generator (MIG) consumes nearly a full quarter of the Arty's FPGA resources, while delaying responses to requests by upwards of 250 ns. Further, while Xilinx touts its MicroBlaze processor as only using 800–2500 LUTs, the MicroBlaze architecture requires it be connected to four separate AXI busses, with each of those having five channels, all with their requests and acknowledgement flags. These can therefore easily consume all of the resources within an architecture, before providing any of the benefit the designer was looking for when they chose to use an FPGA.

Here in this project, we present another alternative.

First, the OpenArty is entirely built in Verilog, and (with the exception of the MIG controller), it is entirely built out of OpenSource IP.¹

Second, configuration options, such as cache sizes, can be fine tuned via a CPU options file.

¹I'm still hoping to place an open memory controller into this design. This controller is written in logic, but does not yet connect to any hardware ports.

Third, as you will find from examining the RTL sources, this project uses only one bus, and that bus has only one channel associated with it: a Wishbone Bus. This helps to limit the logic associated with trying to read and write from the CPU, although it may increase problems with fanout.

Finally, because the OpenArty project is made from open source components, the entire design, together with several of its peripherals, can be simulated using Verilator. This makes it possible to run programs on the ZipCPU within the OpenArty design, and find and examine where such programs (or their peripherals) fail.

Overall, the goals of this OpenArty project include:

1. Use entirely open interfaces

This means not using the Memory Interface Generator (MIG), the Xilinx CoreGen IP, etc.

(This goal has not yet been achieved.)

2. Use all of Arty's on-board hardware: Flash, DDR3-SDRAM, Ethernet, and everything else at their full and fastest speed(s). For example, the flash will need to be clocked at 82 MHz, not the 50 MHz I've clocked it at in previous projects. The DDR3 SDRAM memory should also be able to support pipelined 32-bit interactions over the Wishbone bus at a 162 MHz clock. Finally, the Ethernet controller should be supported by a DMA capable interface that can drive the ethernet at its full 100Mbps rate.

(Of these, only the ethernet goal has been met.)

3. Run using a 162.5 MHz system clock, if for no other reason than to gain the experience of building logic that can run that fast.²

While the wishbone bus has been upgraded so that it may run at 200 MHz, the CPU and memory controller cannot handle this speed (yet).

4. Modify the ZipCPU to support an MMU and a data cache, and perhaps even a floating point unit.

(These are still in development.)

5. The default configuration will also include four Pmods: a USBUART, a GPS, an SDCard, and an OLEDrgb.

(These have all been tested, and are known to work.)

I intend to demonstrate this project with a couple programs:

1. An NTP Server

While the GPS tracking circuit is in place, and while it appears to be able to track a GPS signal to within about 100ns or so, the network stack has yet to be built.

2. A ZipOS that can actually load and run programs from the SD Card, rather than just a static memory image stored in flash on start-up.

²The original goal was to run at 200 MHz. However, the memory controller cannot run faster than about 82 MHz. If we run it at 81.25 MHz and double that clock to get our logic clock, that now places us at 162.5 MHz. 200 MHz is ... too fast for DDR3 transfers using the Artix-7 chip on the Arty.

This will require a functioning memory management unit (MMU), which will be a new addition to the ZipCPU created to support this project.

For those not familiar with MMU's, an MMU translates memory addresses from a virtual address space to a physical address space. This allows every program running on the ZipCPU to believe that they own the entire memory address space, while allowing the operating system to allocate actual physical memory addresses as necessary to support whatever program needs more (or less) memory.

At this point, the MMU has been written and has passed its bench testing phase. It has not (yet) been integrated with the CPU.

2.

Getting Started

2.1 Building the Core

This section includes instructions for how to build the .bit file with Vivado. Ideally, these instructions would read, “include all the files in the RTL directory, pick the file toplevel.v, and implement it. Then build the bitstream.” That’s how simple the instructions should be. Sadly, because of the Memory Interface Generator (MIG), and the fact that Xilinx has not published the details necessary to build a proper DDR3 SDRAM controller using their hardware, you will need to build a MIG core for the Arty. This is sadly not trivial.

Let’s walk through the process.

The first steps are the obvious ones. First, create a project. I personally like to create my project so that all of the Xilinx files get placed into a `xilinx/` project subdirectory, such as in Fig. 2.1. but that’s really up to you. The next step is to select the part. You can find the part on the Arty schematic, yielding the choices shown in Fig. 2.2. As part of creating the project, you will want to add all of the *.v files from the `rtl/` and `rtl/cpu/` subdirectories to your project. You’ll also want to add the constraints file, `arty.xdc` found in the main project directory to your project.

That’s the easy part.

The harder part is building the MIG core, which you will need to build the rest of the project. I’ll use a series of screen shots to describe this process. We’ll start with opening the IP Catalog from the tools menu, as in Fig. 2.3. That menu item will bring you to a list of “Cores” within the “IP Catalog”. From that list of cores, find the “Memory Interface Generator” item and double click on it, as in Fig. 2.4. If everything is set up properly, you should just be able to click next and move to the first MIG configuration screen. That screen should look something like Fig. 2.5. Some of the important parts on this screen are the name of the memory controller, `mig.axis`, which needs to match the `migsdram.v` file. The other noteworthy part on this screen is that we will be using the **AXI interface**.



Figure 2.1: Create a project directory




Figure 2.2: Select the correct FPGA




Figure 2.3: Open the IP catalog from the Vivado Window Menu




Figure 2.4: Open the Memory Interface Generator from the IP catalog




Figure 2.5: MIG #1




Figure 2.6: Select Pin Compatible FPGAs

Further MIG setup screens are shown in Figs. 2.5 through 2.15. These figures may be found, in their full screen resolution, within the `doc/gfx` directory, should you struggle to read them here. We can walk through them still anyway.

Fig. 2.6 shows the dialog for selecting a pin compatible FPGA, should we wish to build one MIG interface that will work for many FPGA's. Our purpose on the Arty is just to get an interface up and running, so we don't need any pin compatible FPGA settings.

Since the Arty has DDR3 SDRAM on it, we move forward with Fig. 2.7 and select DDR3 instead of DDR2 (an earlier memory standard).

The next, and perhaps more complicated step, is to set up the memory controller options. This is shown in Fig. 2.8. The critical piece in this setup is that we want a 3077 ps clock. The actual constraints are that the clock period be greater than 3077 ps (less than 325 MHz, an Artix-7 constraint for this part), but less than 3300 ps (greater than 300MHz, a DDR3 constraint). While the part number listed is not the exact part number for the board, because the speed is running so much slower than the memory can accomplish, the difference becomes irrelevant. From the schematic, the part has 16 lanes and it is wired at 1.35V. As for the ordering, we could go either way. We set it to normal ordering.

One part of this screen does need some discussion: there are eight banks on this memory part. Each bank can be accessed independently. Eight bank controllers, one for each bank, would therefore

Memory Selection

Select the type of memory interface. Please refer to the User Guide for a detailed list of supported controllers for each FPGA family. The list below shows currently available interface(s) for the specific FPGA, speed grade and design entry chosen.

Select the Controller Type:

☒ **DDR3 SDRAM**

☐ **DDR2 SDRAM**

Figure 2.7: Memory standard selection: Pick DDR3

Options for Controller 0 - DDR3.SDRAM

Clock Period: Choose the clock period for the desired frequency. The allowed period range(2500 - 3300) is a function of the selected FPGA part and FPGA speed grade. Refer to the User Guide for more information. ps

PHY to Controller Clock Ratio: Select the PHY to Memory Controller clock ratio. The PHY operates at the Memory Clock Period chosen above. The controller operates at either 1/4 or 1/2 of the PHY rate. The selected Memory Clock Period will limit the choices.

Memory Type: Select the memory type. Type(s) marked with a warning symbol are not compatible with the frequency selection above.

Memory Part: Select the memory part. Part(s) marked with a warning symbol are not compatible with the frequency selection above. Find an equivalent part or create a part using the "Create Custom Part" button if the part needed is not listed here. The "Create Custom Part" feature is not supported for RDRAM II.

Memory Voltage: Select the Voltage of the Memory part selected.

Data Width: Select the Data Width. Parts marked with a warning symbol are not compatible with the frequency and memory part selected above.

ECC: MIG supports ECC for 72 bit data width configuration. To be able to select ECC, select a data width that has ECC supported.

Data Mask: Enable or disable the generation of Data Mask (DM) pins using this check box. This option can be selectable only if the memory part selected has DM pins. Uncheck this box to not use data masks and save FPGA I/Os that are used for DM signals. ECC designs(DDR3.SDRAM, DDR2.SDRAM) will not use Data Mask. ☒

Number of Bank Machines: This parameter defines the number of bank machines. A given bank machine manages a single DRAM bank at any given time.
Note: Setting a lower value will result in lower resource utilization, but may effect controller efficiency for certain traffic patterns.

ORDERING: Normal mode allows the memory controller to reorder commands to the memory to obtain the highest possible efficiency. Strict mode forces the controller to execute commands in the exact order received.

Memory Details: 2Gb, x16, row 14, col 10, bank 3, data bits per strobe 8, with data mask, single rank, 1.35V, 1.5V

Figure 2.8: MIG Configuration Options

AXI Parameter Options C0 - DDR3_SDRAM

Data Width: AXI DATA WIDTH: Data width of AXI read & write channels. The data width is less than or equal to user interface data width with the possible values 32, 64, 128, 256 & 512. 128

Arbitration Scheme: Select the arbitration scheme between the read and write address channels. ROUND_ROBIN

Narrow Burst Support: Enables logic to support narrow bursts on the AXI4 slave interface. Can be set to zero if no masters in the system issue narrow bursts and all the data widths are equal (1-Enable, 0-Disable). 0

Address Width: AXI4 address width of read and write address channels. 28

ID Width: AXI4 ID width for read and write channels. AXI4 ID is used as the identification tag for write or read address group of signals. 5

Figure 2.9: AXI memory options

make sense. We take Xilinx’s suggestion here to have fewer controllers, yet this is an option that may be adjusted later.

The next configuration screen is the AXI parameter options, shown in Fig. 2.9. For this, we set the data width to the memory to be 128 bits—the natural width of all memory operations. Narrow burst support would offer more logic for no additional benefit, so we leave that off. Finally, since we’ve measured the delay through the controller at nearly 30 clocks, and since the wishbone to AXI converter depends upon this interaction ID to re-order things when done, we set this to 5 bits. ($30 \text{ clocks} < 2^5$)

The memory options configuration menu is also non-trivial. We choose the settings shown in Fig. 2.10. Specifically, the external clock input to the Arty is 100 MHz. The frequency of this clock rate is tightly tied to the clock rate set in Fig. 2.8. Specifically, not only is the memory clock period within Fig. 2.8 tightly constrained, but that memory clock period needs to be a ratio of the input clock period. Further, the numerator in that ratio cannot be such that the numerator times the input clock frequency is greater than 1600 MHz. Beyond this, we take the next four parameters from Digilent’s memory generation file. The last item on this screen, memory order, we select so that sequential reads (should) never stall the bus. This choice allows the Xilinx memory controller to precharge and activate the next bank, before the actual cycle when it is accessed—saving several stall cycles. (Whether or not Xilinx’s memory controller does ... I don’t know. Mine did.)

Further FPGA options can be seen in Fig. 2.11. Two particular things to note. The first is that the OpenArty design feeds clocks to the MIG controller from a clock management tile rather than from external pins. As a result, no buffers are required on either the system clock pin or the reference clock pin. The second item is the choice to allow the MIG controller to handle its own temperature measurements. This means that it uses the XADC on board for that purpose. Had we wished to do otherwise, we would have needed to provide the output of the XADC temperature reading to the controller ourselves. The current Arty design does not (yet) do this.

Working from Digilent’s MIG project file again, the termination impedance in Fig. 2.12 needs to

Memory Options for Controller 0 - DDR3 SDRAM

Input Clock Period: Select the period for the PLL input clock (CLKIN). MIG determines the allowable input clock periods based on the Memory Clock Period entered above and the clocking guidelines listed in the User Guide. The generated design will use the selected Input Clock and Memory Clock Periods to generate the required PLL parameters. If the required input clock period is not available, the Memory Clock Period must be modified. 10000 ps (100 MHz)

Choose the Memory Options for the memory device. Memory Option selections are restricted to those supported by the controller. Consult the memory vendor data sheet for more information.

Read Burst Type and Length
The burst type determines the data ordering within a burst. Consult the memory datasheet for more information. Burst length 8 is the only supported value. Sequential

Output Driver Impedance Control
Programmable impedance for the output buffer. RZQ/6

Controller Chip Select Pin
The Chip Select (CS#) pin can be tied low externally to save one pin in the address/command group when this selection is set to 'Disable'. Disable is only valid for single rank configurations. Enable

RTT (nominal) - On Die Termination (ODT)
Select the nominal value of ODT for the DQ, DQS/DQS# and DM signals on the component or DIMM interface. This must be set to RZQ/6 (40 ohms) for data rates at 1333 Mbps and above. In 2 slot DIMM configurations this value will be used for the unwritten slot during a write and will also be used for the unselected slot during a read. Use board level simulation to choose the optimum value. RZQ/6

Memory Address Mapping Selection

User Address

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

☒ ROW BANK COLUMN

☐ BANK ROW COLUMN

Figure 2.10: Memory Controller Options

System Clock
Choose the desired input clock configuration. Design clock can be Differential or Single-Ended

System Clock: No Buffer

Reference Clock
Choose the desired reference clock configuration. Reference clock can be Differential or Single-Ended

Reference Clock: No Buffer

System Reset Polarity
Choose the desired System Reset Polarity

System Reset Polarity: ACTIVE LOW

Debug Signals Control
This feature allows various debug signals present in the IP to be monitored on the ChipScope tool. The debug signals include status signals of various PHY calibration stages. Enabling this feature will connect all the debug signals to the ChipScope ILA and VIO cores in the example design top module. A part of each bus in the debug interface has been grounded so that users can replace the grounded signals with the required signals.

Debug Signals for Memory Controller: OFF

This selects the value of Sample Data depth for Chipscope ILA used in Debug logic

Sample Data Depth: 1024

Internal Vref
Internal Vref can be used to allow the use of the Vref pins as normal IO pins. This option can only be used at 800 Mbps and lower data rates. This can free 2 pins per bank where inputs are used. This setting has no effect on banks with only outputs.

Internal Vref: ☒

IO Power Reduction
Significantly reduces average IO power by automatically disabling DQ/DQS IBUFs and internal terminations during WRITES and periods of inactivity

IO Power Reduction: ON

XADC Instantiation
The memory interface uses the temperature reading from the XADC block to perform temperature compensation and keep the read DQS centered in the data window. There is one XADC block per device. If the XADC is not currently used anywhere in the design, enable this option to have the block instantiated. If the XADC is already used, disable this MIG option. The user is then required to provide the temperature value to the top level 12-bit device_temp_i input port. Refer to Answer Record 51687 or the UG586 for detailed information.

XADC Instantiation: Enabled

Figure 2.11: MIG FPGA Options

Internal Termination for High Range Banks
Select the internal termination (IN_TERM) impedance for the High Range (HR) banks. This setting applies only to the HR banks used in the interface.

Internal Termination Impedance: 50 Ohms

Figure 2.12: Termination Impedence




Figure 2.13: Select a fixed pin assignment




Figure 2.14: Load a known XDC file

be set to 50 Ohms.

The next challenge is pin assignment. For this, we start by selecting a fixed and known pin assignment in Fig. 2.13, since the Arty board has already been built and ... it would be a challenge to switch pins. This brings up a next screen where pins can be selected and assigned. As this is a long tedious process, there is a file in the distribution named `migmem.xdc` which can be used for this purpose. Select the "READ XDC/UCF" option, and then select the `migmem.xdc` file from the menu that follows as in Fig. 2.14. Once the pins have been loaded, you should just be able to click *Validate* and then move onto the next page of the dialog.

That page offers pin selection for several external I/O pins that the memory controller may connect to. We choose to leave these unconnected, as in Fig. 2.15.

The last screen is a confirmation screen. Click next, and accept the Micron license agreement, and then a couple more next buttons, and the final Generate button will cause the MIG to build a DDR3 SDRAM controller.

At this point, you should now be able to build the OpenArty `.bit` file.




Figure 2.15: MIG #14

2.2 Building the board support files

The OpenArty project comes with a series of board support programs that are designed to run from a Linux command line. The C++ source code for these programs can be found in the sw/host directory. These programs have two dependencies: the ZipCPU load program depends upon libelf, and the ZipCPU debugger depends upon the ncurses library. If you have these two libraries, your build should proceed without problems. If now, you may get them simply by ussuing a:

```
% sudo apt-get install ncurses-dev libelf-dev texinfo
```

A make in the sw/host directory should build all of these support programs. These include:

- **wbregs**: a program to read and write addresses on the wishbone bus, and hence to test peripherals independent of the CPU.
- **netuart**: a program to convert the UART device provided by the board to a TCP/IP device that can be connected to anywhere.
- **wbsettime**: a simple program to set the time on the real-time clock core within the board.
- **dumpflash**: reads the current contents from the flash memory into a local file
- **wbprogram**: programs new configurations into the flash
- **netsetup**: reads and decodes the MDIO interface from the ethernet PHY controller
- **manping**: pings a computer using the ethernet packet interface. This program does not have any ARP handling, so while it will wait for a reply, the reply typically comes back in the form of an ARP request rather than the ping response.
- **zipload**: Loads a program onto the ZipCPU, adjusting flash, block RAM, and or SDRAM memory to do so. May also start the program running if requested.
- **zipstate**: Returns information about whether or not the CPU is running, is running in user mode, is waiting for an interrupt, has halted, etc.

- **zipdbg**: a debugger with the capability to halt, reset and step the CPU, as well as to inspect the state of the CPU following any unexpected halt.

2.3 Building the Verilator Simulation

If you are at all interested in building the verilator simulation, you will also need Verilator and GTKMM-3.0. To get these, you may type:

```
% sudo apt-get install verilator libgtkmm-3.0-dev
```

At this point, a **make** in the **rtl** directory, followed by a **make** in the **bench/cpp** directory will build a Verilator simulation named **busmaster.tb**. You may run this program in place of **netuart**, and then access the simulated Arty using the regular board support packages. This simulation will use the TCP/IP port given in **bench/cpp/port.h**, which should be set identically to the port given in **sw/host/port.h** used by **netuart**.

One difficulty at this point might be the fact that the Verilator simulation file, **fastmaster.tb.cpp**, may reference unknown variables. This is a result of an upgrade in Verilator beyond the current OpenArty distribution. The variable names have changed from names starting with **v_DOT...** to names beginning with **busmaster_DOT...**. Should there be any confusion, the **Vbusmaster.h** file in **rtl/obj_dir** should define the correct names within it.

2.4 Initially installing the core

The OpenArty core may be installed onto the board via the Xilinx Hardware Manager. If properly set up, you should be able to open the hardware manager after you build an initial bit stream, open the Arty, select the toplevel bit file, and request Xilinx to load the file.

If you are successful, the four color LEDs will blank while the hardware manager is loading the hardware, and then turn to varying intensities of red.

2.5 Connecting the PMods

The OpenArty project is designed to work with four PMods: PModUSBUART, PModGPS, PModSD, and PModOLEDRgb. These four provide the device with serial port access, absolute time and position information, access to an SD card, and the ability to control a small display.

If you do not have any of these devices, and wish to recover the logic used by them, you may comment out the defines for **GPS_CLOCK**, **SDCARD_ACCESS**, and **OLEDRGBACCESS** found in the **rtl/busmaster.v** file. This will recover all but the logic used by the PModUSBUART and PModGPS serial ports, while replacing the registers with read-only memory values of zero. Be aware, though, that doing this will cause any program using the **stdin**, **stdout**, or **stderr** file streams to hang.

The **arty.xdc** file is designed so that these PMods can be connected as shown in Fig. 2.16. In this example, the PModOLED is connected to PMod port JB, and the PModSD is connected to PMod port JD. Both the PModGPS and the PModUSBUART are both connected to port JC, with the GPS connected on top and the USBUART on the bottom.




Figure 2.16: Showing how the PMods are Connected

2.6 Testing the peripherals

OpenArty has been designed so that all of the peripherals live on a memory-mapped wishbone bus. This bus can be accessed, either by the ZipCPU or by the host controller. Because of this model, peripherals may be tested and known to work before the CPU is ever turned on. Two programs make this possible: `netuart` and `wbregs`. Other programs may be built upon this model, as long as they access the bus using the interface outlined in `devbus.h`.

Of the two programs, `netuart` simply turns the USB serial port interface of the device into a TCP/IP interface. `Netuart` takes one argument, the name of the serial port device which the Arty USB driver has created. In my case, this tends to be `/dev/ttyUSB1`, although it has been known to change from time to time:

```
% netuart /dev/ttyUSB1
```

All of the other board support files connect to the TCP/IP port generated by `netuart`. The `port.h` file is a compiled-in file, outlining where this port can be found. By default, `netuart` listens to port 6510 on `localhost`, but it can be configured to listen to any port. The other board support files will try to connect to `netuart` at the host and port listed in `port.h`. Hence, if properly configured, you should be able to access your Arty to command it, configure it, reload it, etc., from anywhere you have internet access—in my case, from anywhere in the house.

Once you run `netuart`, you should then be able to watch, as a part of the standard output stream of `netuart`, all of the interaction with the board. While this may be useful for debugging, it's not all that legible to the user. Lines that start with “#” are lines from the device that are not going

to any client. A common line you will see is “# 0”. This is just the device saying that its command capability is idle. Lines that start with “< ” are commands going to the device, and lines starting with “> ” are responses from the core. So, at this point, run netuart and wait a couple of seconds. If you do not see a “# 0” line, then try a different serial port, check that your core is properly configured, etc. Once you do see a “# 0” line, then you are ready for the next step.

The easiest way to test the peripherals is via the wregs command. This command is similar to the ancient peek and poke commands. It takes one or two arguments. If given one argument, it reads from that address on the bus. If given two arguments, it writes the value of the second argument to the bus location given by the first argument. Hence one argument peeks at the memory bus, two arguments pokes a value onto the memory bus.

Perhaps an example will help. At this point, try typing:

```
% wregs version
```

This should return and print a 32-bit hexadecimal value to your screen, indicating the date of when you last ran make in the root directory before building and installing your configuration into the device. This can be very useful to know what configuration you are running, and whether or not you have made the changes you thought you had made.

You may have noticed that wregs read from address 0x0100, but did so by name. Most of the peripherals have names for their addresses. The C language names for these addresses can be found in regdefs.h, and a mapping to wregs address names can be found in regdefs.cpp.

Shall we try another? Let's try adjusting the LEDs. To turn all the LEDs off,

```
% wregs leds 0x0f0
```

To turn them all back on again,

```
% wregs leds 0x0ff
```

To turn the low order LED off without changing any others, write

```
% wregs leds 0x010
```

Having fun? Try running the program startupex.sh from the sw directory. This will set some LEDs and Color LEDs in a fun, startup-looking, pattern.

Ready to test the UART? Using minicom, connect to the PModUSBUART. It should also be connected to a /dev/ttyUSBx serial port device. If you aren't sure, start minicom with:

```
% minicom -D /dev/ttyUSB2
```

Then, configure minicom to use 115,200 Baud, 8-data bits, one stop bit, and no parity.

Once you've done that, we can test it by sending a character across the UART port:

```
% wregs tx 90
```

This should send a 'Z' over the UART port. Did you see a 'Z' in minicom? If not, did you set the baud rate right? The UART is supposed to be set for 115,200 Baud, 8N1 by default. If not, you can set it to that by writing wregs setup 705. The 705 comes from the clock rate, in Hz, divided by 115200. By leaving other higher order bits at zero, this becomes the default baud rate of an 8N1 serial port channel.

Another fun program to run is netsetup. This program takes no arguments, and just reads and decodes the network registers via the MDIO port. The decoded result will be sent to the screen.

2.7 Subsequent Core Updates

The board support file `wbprogram` can be used to write `.bit` or `.bin` files to the flash, so that the core can be updated once an initial core is installed and running. Although `wbprogram` expects the filename to end in either `'bit'` or `'bin'`, this is primarily to keep a user from doing something they don't intend to do.

The basic usage of the `wbprogram` command is:

```
% wbprogram [@address] file
```

`wbprogram` then copies the file to the flash, starting at the Arty address of `@address`. If no address is given, `wbprogram` writes the file at the beginning of flash.

An example of how to do this can be found in the `program.sh`. `program.sh` places the new configuration file into the alternate configuration location. (An alternate script, `zprog.sh`, places the new configuration at the beginning of the flash, where the FPGA loader will look for it upon power up.) Once `program.sh` places the new configuration into flash, it then commands the FPGA via the ICAPE2 interface and an `IPROG` command to reconfigure itself using this new configuration. As a result, this can be used to load subsequent configurations into the FLASH.

2.8 Building the ZipCPU tool-chain

At this point, you should have some confidence that your configuration and hardware are working. Therefore, let's transition to getting the ZipCPU on the hardware up and running. To do this, we'll start with getting a copy of the ZipCPU toolchain and building it. Pick a directory to work in, and then issue:

```
% git clone https://github.com/ZipCPU/zipcpu
```

to get a copy of the ZipCPU project, together with toolchain. You'll also need to double check that you have the pre-requisite packages to build this tool chain, so on an Ubuntu 14 machine you would issue:

```
% sudo apt-get install flex bison libbison-dev
% sudo apt-get install libgmp10 libgmp-dev libmpfr-dev libmpc-dev
% sudo apt-get install libelf-dev libisl-dev
```

Once these are all in place, you can then switch to the master ZipCPU directory and type,

```
% cd zipcpu; make
```

(you may need to issue the `make` command a couple of times ...)

This will build the GCC compiler for the ZipCPU from source. It will also install this new compiler into the `zipcpu/sw/install/cross-tools`. This new compiler will be called `zip-gcc`.

This will also build a copy of the `binutils` programs for the ZipCPU. These include the assembler, `zip-gas`, linker, `zip-ld`, disassembler, `zip-objdump`, and many more useful programs.

The next step to using this toolchain is to place it into your path.

```
% export PATH=$PATH:$PWD/zipcpu/install/cross-tools/bin
```

Once the toolchain is in your path,

```
% which zip-gcc
/home/.../zipcpu/sw/install/cross-tools/bin/zip-gcc
```

should return the location of where this toolchain exists in your path.

2.9 Building your first ZipCPU program

Several example programs for the OpenArty project can be found in the **sw/board** directory. These can be used to test various peripherals from the perspective of the CPU itself.

As a test of the build process, a good first program to build would be **exstartup**. This program is very similar to the **startuexp.sh** shell script you tried earlier. It simply plays with the color LEDs and some on board timers. Once that is finished, it goes into a loop controlling both the normal and the color LEDs based upon the button state and the switch settings.

To build **exstartup**, simply type **make exstartup** from the **sw/board** directory of the **openarty** project. (Don't forget to include the ZipCPU toolchain into your path before you do this!)

2.10 Loading a program

Now that you have built your **exstartup** program, it's time to load it onto the board and start it up. The **zipload** program can be used to do this. **zipload** can be found in the **sw/host** directory. To load a ZipCPU program into the Arty, just type **zipload** and the program name, such as **exstartup** in this case. To start the program immediately after loading it, pass the **'-r'** option to **zipload**. In our case, you would type:

```
% zipload -r exstartup
```

Hopefully, you can see the **exstartup** program now toggling the LED's. Once the initial display stops, you can adjust the switches and press buttons to see how that affects the result.

If you wish to restart the **exstartup** program, or indeed to run another program, you can just run **zipload** again with the new program name. This will halt the previous program, and then load the new one into memory. As before, if you use the **'-r'** option, the program will be started automatically.

2.11 Some other test programs

If you have the PModUSBUSART, you might wish to try running a "Hello, World" program. This can be found in the **hello.c** file. It prints "Hello, World" to the PModUSBUSART once every ten seconds. Had enough of it? You can stop the CPU by typing **wbregs cpu 0x0400**. This sends a halt command to the debug register of the ZipCPU. More information about this debug register, and other things that can be done via the debug register, can be found in the ZipCPU specification.

If you have both the PModUSBUSART as well as the PModGPS, the **gpsdump.c** program can be used to forward the NMEA stream from the GPS to the USBUSART. This should give you some confidence that the PModGPS is working.

As a third test, **oledtest.c** will initialize the OLEDrgb device and cause it to display one of two images in an alternating fashion.

3.

Architecture

My philosophy in peripherals is to keep them simple. If there is a default mode on the peripheral, setting that mode should not require turning any bits on. If a peripheral encounters an error condition, a bit may be turned on to indicate this fact, otherwise status bits will be left in the off position.

3.1 Bus Structure

The OpenArty project contains four bus masters, three of them within the CPU. These masters are the instruction fetch unit, the data read/write unit, and the direct memory access peripheral within the ZipCPU, as well as an external debug port which can be commanded from over the main UART port connecting the Arty to its host.

There is also a second minor peripheral bus located within the ZipCPU ZipSystem. This bus provides access to a number of peripherals within the ZipSystem, such as timers, counters, and the direct memory access controller. This bus will also be used to configure the memory management unit once integrated. This bus is only visible to the CPU, and located starting at address `0xff000000`.

The ZipCPU debug port is also available on the bus. This port, however, is only visible to the external debug port. It can be found at address `0x20000000` for the control register, and `0x20000004` for the data register.

Once the MMU has been integrated, it will be placed between the instruction fetch unit, data read/write unit, and the rest of the peripheral bus.

The actual bus chosen for this design is the Wishbone Bus, based upon the pipeline mode defined in the B4 specification. All optional wires required by this bus structure have been removed, such as the tag lines, the cycle type identifier, the burst type, and so forth. This was done to simplify the logic within the core.

However, because of the complicated bus structure—particularly because of the number of masters and slaves on the bus and the speed for which the bus is defined, there are a number of delays and arbiters placed on the bus. As a result, the stall wire which is supposed to be depend upon combinational logic only, has been registered at a number of locations. What this means is that there are a variety of delays as commands propagate through the bus structure. Most of these are variable, in that they can be turned on or off at build time, or even that the stall line may (or may not) be registered as configured.

All interactions between bus masters and any peripherals passes through the interconnect, located in `busmaster.v`. This interconnect divides the slaves into separate groups. The first group of slaves are those for which the bus is supposed to provide fast access to. These are the DDR3 SDRAM, the flash, the block RAM, and the network. The next group of slaves will have their acknowledgements

delayed by an additional clock. The final group of slaves are those single register slaves whose results may be known ahead of any read, and who only require one clock to access. These are grouped together and controlled from within `fastio.v`.

Further information about the Wishbone bus structure found within this core can be found either on the Wishbone datasheet (Ch. 7), or in the memory map table in the Registers chapter (Ch. 6).

3.2 DDR3 SDRAM

It is the intention of this project to use a completely open source DDR3 SDRAM controller. While the controller has been written, it has yet to be successfully connected to the physical pins of the port. Until that time, the design is running using a Wishbone to AXI bus bridge. Memory may still be read or written, after an initial pipeline delay of roughly 27 clocks per access, at one access per clock.

The open source SDRAM controller should be able to achieve a delay closer to 9 clocks per access—once I figure out how to connect it to the PHY.

3.3 Flash

3.4 Block RAM

The block RAM on this board has been arranged into one 32kW section. Programs that use block RAM will run fastest using the block RAM, both for instructions as well as for memory.

3.5 Ethernet

The ether net controller has been split into three parts. The first part is an area of packet memory. This part is simple: it acts like memory. The receive memory is read only, whereas the transmit memory is both read and write. Packets received by the controller will be found in the receive memory, packets transmitted must be in the transmit area of memory. The octets may be found in memory with the first octet in the most significant byte. This is the easy part.

The format of the packets within this memory is a touch more interesting. With no options turned on, the first 6 bytes are the destination MAC address, the next 6 bytes will be the source MAC address, and the *next 4 bytes* will be the EtherType repeated twice. This was done to align the packet, and particularly the IP header, onto word boundaries. If the hardware CRC has been turned off, the packet must contain its own CRC as well as ensuring that it has a minimum packet length (64 octets) when including that CRC.

With all options turned on, however, things are a touch simpler. The first two words of the packet contain the destination MAC (for a transmit packet) or the source MAC (for a received packet), followed by the two-octet EtherType. At this point the packet is word-aligned prior to the IP header. Since broadcast packets are sent to a special destination MAC other than our own, a flag in the command register will indicate this fact.

The second part of the controller is the MDIO interface. This follows from the specification, and can be used to toggle the LED's on the ethernet, to force the ethernet into a particular mode, either 10M or 100M, to control auto-negotiation of the speed, and more. Reads or writes to MDIO memory addresses will command reads or writes via the MDIO port from the FPGA to the ethernet

PHY. As the PHY can only handle 16-bit words, only 16 bits will ever be transferred as a result of any read/write command, the top 16 bits are automatically set to zero. Further details of this capability may be found within the specification for the chip.

The MDIO interface may be ignored. If ignored, the defaults within the interface will naturally set up the network connection in full duplex mode (if your hardware supports it), at the highest speed the network will support. However, if you ignore this interface you may not know what problems you are suffering from this interface, if any. The `netsetup` program has been provided, among the host software, to help diagnose how the various MDIO registers have been set, and what the status is that is being reported from the PHY.

The third part of the controller is the packet command interface. This consists of two command registers, one for reading and one for writing. Before doing anything with the network, it must first be taken out of reset. According to the specification for the network chip, this must happen a minimum of one second after power up. This may be done by simply writing to the transmit command register with the reset bit turned off.

To send a packet, simply write the number of octets in the packet to the transmit control register and set the GO bit (0x04000). Other bits in this control register can be used to turn off the hardware MAC generation (and removal upon receive), the hardware CRC checking, and/or the hardware IP header checksum validation (but not generation). The GO bit will remain high while the packet is being sent, and only transition to low once the packet is away. While the packet is being sent, a zero may be written to the command register to cancel the packet—although this is not recommended.

Packets are automatically received without intervention. Once a packet has been received, the available bit will be set in the receive command register and a receive packet interrupt will be generated. The ethernet port will then halt/stall until a user has reset the receive interface so that it may receive the next packet. Without clearing this interface, the receive port will not accept further packets. Other status bits in this interface are used to indicate whether packets have been missed (because the interface was busy), or thrown out due to some error such as a CRC error or a more general error.¹

3.6 SD Card

3.7 GPS Tracking

3.8 Configuration port

The registers associated with the ICAPE2 port have been made accessible to the core via the `wbicapetwo` core. More information about the meaning of these registers can be found in Xilinx’s “7-Series FPGAs Configuration User’s Guide”.

Testing with the OpenArty board has tended to focus on the warmboot capability. Using this capability, a user is able to command the FPGA to reload its configuration. In support of this, two configuration areas have been defined within memory. The first is the default configuration, found at the beginning of the flash. This configuration is sometimes called the “golden configuration” within Xilinx’s documentation because it is the configuration that the Xilinx device will always

¹It should be possible to extend this interface so that further packets may be read as long as the memory isn’t yet full. This is left as an exercise to others.

start up from after a power on reset. On the OpenArty, a second configuration may immediately follow the first in flash. Commanding the FPGA to reload it's configuration is as simple as setting the WBSTAR (warm boot start address) register to the location of the new configuration within the flash, and then writing a 15 (a.k.a. IPROG) to the FPGA command register (offset 4 from the beginning of the ICAPE2 addresses). Examples of doing this are found in the `sw/host/zprog.sh` and `sw/host/program.sh` scripts. The former programs the default configuration and then switches to it,

This configuration capability makes it possible for a user to 1) reprogram the flash with an experimental configuration in the second configuration location, and 2) test the configuration without actually touching the board. If the configuration doesn't work well enough to be communicated with, the board may simply be powered down and it will come back up with the initial or golden configuration. If the golden configuration ever gets corrupted, or loaded with a configuration that will not work, then the user will need to reload the FPGA from the JTAG port.

3.9 OLED

3.10 Real Time Clock

The Arty board contains a real time clock core together with a companion real time date/calendar core. The clock core itself contains not only current time, but also a stopwatch, seconds timer, and alarm. The real time date core can be used to maintain the current date. The real-time clock core uses the GPS PPS output, as schooled by the GPS tracking circuit, in order to synchronize their subsecond timing to the GPS itself. Further, the real-time clock core then creates a synchronization wire for the real-time date core.

Neither of these cores exports its subsecond precision to the rest of the design. This must be done using either the internal GPS tracking wires, or by reading the time information from the tracking test bench.

3.11 LEDs

The Arty board contains two sets of LEDs: a plain set of LEDs, and a colored set of LEDs.

The plain set of LEDs is controlled simply from the LED register. This register can be used to turn these LEDs on and off, either individually or as a whole. It has been designed for atomic access, so only one write to this register is necessary to set any particular LED.

The color LEDs are slightly different. Each color LED is supported by its own register, which controls three pulse width modulation controllers. Three groups of eight bits within the color LED register control the PWM thresholds, first for red, then green, and then in the lowest bits for blue. These are used to turn on and off the various color components of the LEDs. Using this method, there are 2^{24} different colors each of these LEDs may be set to.

3.12 Buttons

3.13 Switches

3.14 Startup counter

A startup counter has been placed into the basic peripheral I/O area. This counter simply counts the clocks since startup. Upon rollover, the high order bit remains set. This can be used to sequence the start up of components within the design if so desired.

3.15 GPS UART

The GPS UART, debug control UART, as well as the auxilliary UART, are all based upon the same underlying UART IP core, sometimes known as the WBUART32 core. The setup register is defined within the documentation for that core, and provides for a large baud rate selection, 5-8 data bits, 1-2 stop bits, and several parity choices. Within OpenArty, the GPS core is initialized to 9.6 kBaud, 8 data bits, no parity, and one stop bit.

When a value is ready to be read from the GPS uart, the GPS interrupt line will go high. Once read, and only when read, will this interrupt line reset. If the read is successful, only bits within the bottom eight will be set. If a read is attempted when there is no data, when the UART is in a reset condition, or when there has been a framing or parity error (were parity to be turned on), the upper bits of the UART port will be set.

In a like manner, the GPS device can be written to. Certain strings, if sent to the UART, can be used to change the UARTs baud rate, its serial port settings, or even its reporting interval. As with the read port, the transmit port will interrupt the CPU when it is idle. Writing a character to this port will reset the interrupt. Setting bits other than the bottom eight may result in a break condition being set on this port as well.

Interacting with a controller can therefore be somewhat tricky. The interrupt controller will trigger whenever the port is ready to be read from, and will re-trigger every clock until the port has been read from. At this point, the interrupt controller may be reset. If this is an auxilliary interrupt controller, such as the bus interrupt controller or the ZipSystem's auxiliary controller, the auxiliary controller will then need to be reset, and the bit in the primary controller associated with the auxiliary controller as well. It is for this reason that the UARTs have been placed on the primary controller only.

It should also be possible to use the DMA to read from (or write to) either UART port.

3.16 Auxilliary UART

The Auxilliary UART has roughly the same structure as the GPS UART, save that it's default configuration is for a 115,200 Baud configuration with 8 data bits, no stop bits, and no parity. Reads, writes, and interrupts are treated in the same fashion.

3.17 GPIO

A General Purpose I/O controller has been placed within the design as well. This controller can handle 16-generic input wires, and set 16-generic output wires. A single register is used to read both input and output wire values, as well as to set output values when written to.

However, to use this controller, you will need to manually configure it (i.e. change the Verilog source) within the core, in order to wire the various GPIO values up to a device of interest. This was done for the simple reason that wiring anything new up to the controller will require Verilog changes anyway. For this reason, the controller has no way of setting wires to high impedance, or pulling them up or down. Such control may be done within the top level design if necessary.

This controller will set an interrupt if ever any of the input wires within it are changed. The interrupt may be cleared in the interrupt controller.

3.18 Linker Script

A linker script has been created to capture the memory structure needed by a program. This script may be found in `sw/board/artty.ld`. It is a sample script, using it is not required.

The script defines three types of memory to the linker: flash, block RAM, and SDRAM. Programs using this script will naturally start in flash (acting as a ROM memory). A bootloader must then be used to copy, from flash, those sections of the program that are to be placed in block RAM or SDRAM into their particular memory locations.

The block RAM locations are reserved for the user kernel, and specifically for any part of the code in the `.kernel` section. C attributes, or assembly `.section` commands, must be used to place items within this section. A final symbol within this section, `_top_of_stack`, is used so that the initial boot loader knows what to set the initial kernel stack to.

The rest of the initial program's memory is placed into SDRAM.² At the end, a `_top_of_heap` symbol is set to reference the final location in the setup. This symbol can then be used as a starting point for a memory allocator.

An example bootloader is provided in `sw/board` that can be linked with any (bare metal, supervisor) program in order to properly load it into memory.

²Hopefully, I'll get a data cache running on the ZipCPU to speed this up.

4.

Software

4.1 Directory Structure

4.2 Zip CPU Tool Chain

4.3 Bench Test Software

4.4 Host Software

- **dumpflash**: As I am loathe to remove anything from a device that came factory installed, the **dumpflash** program reads the original installed configuration from the flash and dumps it to a file, **eqspidump.bin**. Subsequent attempts to call **dumpflash** will fail as long as the **eqspidump.bin** file is there, lest they over write it.
- **wbregs**: This program offers a capability very similar to the PEEK and POKE capability Apple user's may remember from before the days of Macintosh. **wbregs <address>** will read from the Wishbone bus the value at the given address. Likewise **wbregs <address> <value>** will write the given value into the given address. While both address and value have the semantics of numbers acceptable to **strtoul()**, the address can also be a named address. Supported names can be found in **regdefs.cpp**, and their register mapping in **regdefs.h**.
- **zipload**:

4.4.1 Scheduler

5.

Operation

6.

Registers

There are several address regions within the OpenArty, as shown in Tbl. 6.1. These address regions

Binary Address	Base	Size	Purpose
00 0000 0000 0000 0000 0100 0xxx xx--	0x00000400	128	Peripheral I/O Control
00 0000 0000 0000 0000 0100 100y yx--	0x00000480	32	Debug scope control
00 0000 0000 0000 0000 0100 1010 xx--	0x000004a0	16	RTC control
00 0000 0000 0000 0000 0100 1011 xx--	0x000004b0	16	OLEDrgb control
00 0000 0000 0000 0000 0100 1100 xx--	0x000004c0	16	AUX UART
00 0000 0000 0000 0000 0100 1101 xx--	0x000004d0	16	GPS UART
00 0000 0000 0000 0000 0100 1110 xx--	0x000004e0	16	SDCard controller
00 0000 0000 0000 0000 0101 0000 xx--	0x00000500	16	GPS Clock loop control
00 0000 0000 0000 0000 0101 001x xx--	0x00000520	32	GPS Testbench
00 0000 0000 0000 0000 0101 010x xx--	0x00000540	32	Network packet interface
00 0000 0000 0000 0000 0101 1xxx xx--	0x00000580	128	Ethernet MIO configuration
00 0000 0000 0000 0000 0110 0xxx xx--	0x00000600	128	Extended Flash Control Port
00 0000 0000 0000 0000 0110 1xxx xx--	0x00000680	128	ICAPE2 Configuration Port
00 0000 0000 0000 0010 xxxx xxxx xxxx	0x00002000	4k	Ethernet RX Buffer
00 0000 0000 0000 0011 xxxx xxxx xxxx	0x00003000	4k	Ethernet TX Buffer
00 0000 0000 001x xxxx xxxx xxxx xxxx	0x00020000	128k	On-chip Block RAM
00 0001 xxxx xxxx xxxx xxxx xxxx xxxx	0x01000000	16M	QuadSPI Flash
00 0001 0000 0000 0000 0000 0000 0000	0x01000000		Configuration Start
00 0001 0100 0111 0000 0000 0000 0000	0x011c0000		Alternate Configuration
00 0001 0000 1110 0000 0000 0000 0000	0x01380000		CPU Reset Address
01 xxxx xxxx xxxx xxxx xxxx xxxx xxxx	0x10000000	256M	DDR3 SDRAM
10 0000 0000 0000 0000 0000 0000 0x00	0x20000000	8	ZipCPU debug control port— only visible to debug WB master

Table 6.1: Address Regions

include both read and write memory regions, such as the block RAM, the SDRAM, and the Ethernet TX buffer, as well as read only memory regions, such as the flash memory and the Ethernet RX buffer, as well as a whole lot of memory mapped peripherals. The purpose of this chapter will be to describe how these memory mapped peripherals are organized, as well as the specific details of how they may be used.

This address map information is also contained in a couple other locations. First, `sw/host/regdefs.h` maps all of the OpenArty registers to C++ names, whereas `sw/host/regdefs.cpp` maps these C++ names to a more human readable form which is used by `wbregs`. Second, these registers are also given names as part of several various structures within `sw/board/arttyboard.h`. And then, of course, they are also listed here.

6.1 ZipSystem

The ZipSystem wrapper around the ZipCPU provides access to roughly twenty registers that are tightly integrated with the ZipCPU. These registers are shown in Tbl. 6.2 and described in detail

Address	Size	Purpose
0xff000000	4	Primary Zip PIC
0xff000004	4	Watchdog Timer
0xff000008	4	Bus Watchdog Timer
0xff00000c	4	Alternate Zip PIC
0xff000010	4	ZipTimer-A
0xff000014	4	ZipTimer-B
0xff000018	4	ZipTimer-C
0xff00001c	4	ZipJiffies
0xff000020	4	Master task counter
0xff000024	4	Master prefetch stall counter
0xff000028	4	Master memory stall counter
0xff00002c	4	Master instruction counter
0xff000030	4	User task counter
0xff000034	4	User prefetch stall counter
0xff000038	4	User memory stall counter
0xff00003c	4	User instruction counter
0xff000040	4	DMA command register
0xff000044	4	DMA length
0xff000048	4	DMA source address
0xff00004c	4	DMA destination address
0xff000050	8	<i>Reserved for MMU context register</i>
0xff8xxxxx	?	<i>Reserved for MMU TLB</i>

Table 6.2: ZipSystem Addresses

within the ZipCPU specification.

Unlike the rest of the address map, these registers are only visible to the ZipCPU. While many of them may be read via the debug port, in general accessing these registers via the `wbregs` command is not so straight forward.

6.2 Peripheral I/O Control

The first section of memory-mapped I/O for the ZipCPU is found near address 0x100. These peripherals are specifically peripherals that can be accessed without ever stalling the bus, and with a known and fixed (minimum) delay. Tbl. 6.3 shows the addresses of these I/O peripherals included

Name	Address	Width	Access	Description
VERSION	0x0400	32	R	Build date
PIC	0x0404	32	R/W	Bus Interrupt Controller
BUSERR	0x0408	32	R	Last Bus Error Address
PWRCOUNT	0x040c	32	R	Ticks since startup (roughly)
BTNSW	0x0410	32	R/W	Button/Switch controller
LEDCTRL	0x0414	32	R/W	LED Controller
RTCDATE	0x0418	32	R/W	BCD Calendar Date
GPIO	0x041c	32	R/W	GPIO controller
CLR-LEDx	0x0420-c	32	R/W	Color LED controller
GPSSECS	0x0430	32	R/W	<i>Reserved for a one-up seconds counter</i>
GPSSUB	0x0414	32	R/W	GPS PPS tracking subsecond info
GPSSTEP	0x0418	32	R/W	Current GPS step size, units TBD

Table 6.3: I/O Peripheral Registers

as part of OpenArty. We'll walk through each of these peripherals in turn, describing how they work.

6.2.1 Version

One of the simpler peripherals on the board is the **VERSION** peripheral. This simple returns the date stamp found within `rtl/builddate.v`. This stamp is updated any time a `make` command is issued in the main OpenArty project directory. Reads from this address return this value, writes to this address are ignored.

This peripheral is *very* useful, especially when trying to determine which version of your configuration you are using, and whether or not the configuration has been changed or updated as you had intended by loading a new configuration, by writing a configuration to the flash and issuing an `IPROG` command, etc.

6.2.2 Interrupt Controller

The OpenArty design maintains three interrupt controllers. Two of them (a primary and an auxiliary) are found within the ZipSystem, and the third is located on the bus itself. In terms of functionality, all three interrupt controllers are the same, and documented in the ZipCPU specification. Of these, the primary interrupt controller for the entire design is the primary interrupt controller within the ZipSystem. This interrupt controller accepts as inputs, the output of the auxiliary interrupt controller. Hence, even though the CPU only supports a single interrupt line, by cascading it with a second controller, many more interrupts can be supported.

The third interrupt controller is the bus interrupt controller. While the CPU can read and write this controller, the interrupt line from this controller goes to the host interface. If you see, as an example, an “`4`” in your `netuart` window, then you will know that OpenArty has sent an interrupt to a waiting host program. If what you saw instead was a “`# 4`”, then the interrupt was sent, but no one was listening.

The primary interrupt controller handles interrupts from the sources listed in Tbl. 6.4. These

Name	Bit Mask	DMAC ID	Description
SYS_DMACH	0x0001		The DMA controller is idle.
SYS_JIF	0x0002	1	A Jiffies timer has expired.
SYS_TMC	0x0004	2	Timer C has timed out.
SYS_TMB	0x0008	3	Timer C has timed out.
SYS_TMA	0x0010	4	Timer C has timed out.
SYS_AUX	0x0020	5	The auxilliary interrupt controller sends an interrupt
SYS_PPS	0x0040	6	An interrupt marking the top of the second
SYS_NETRX	0x0080	7	A packet has been received via the network
SYS_NETTX	0x0100	8	The network controller is idle, having sent its last packet
SYS_UARTRXF	0x0200	9	The receive UART FIFO is half-full
SYS_UARTTXF	0x0400	10	The transmit UART FIFO is less than half-full
SYS_GPSRXF	0x0800	11	The GPS receive UART FIFO is half-full
SYS_GPSTXF	0x1000	12	The GPS transmit UART FIFO is half-empty
SYS_BUS	0x2000	13	The BUS interrupt controller sends an interrupt
SYS_OLED	0x4000	14	The OLED port is idle

Table 6.4: Primary System Interrupts

interrupts are listed together with the mask that would need to be used when referencing them to the interrupt controller. In a similar fashion, the auxilliary interrupt controller accepts inputs from the sources listed in Tbl. 6.5. These interrupt mask constants are also defined in `sw/board/artboard.h` and `sw/board/zipsys.h`.

Finally, the bus interrupt controller handles the interrupts from the sources listed in Tbl. 6.6. You may notice that there is a lot of overlap between these interrupt sources. That is so that the host can also receive many of the same interrupts the ZipCPU can receive.

6.2.3 Last Bus Error Address

Should an attempt be made to access a non-existent memory address, or should multiple devices all return their data at the same time on the bus, a bus error will be created. When and if this happens, the address on the bus when this error was created will be placed into the last bus error address. This is the only way to set this address.

Name	Bit Mask	DMAC ID	Description
AUX_UIC	0x0001	16	The user instruction counter has overflowed.
AUX_UPC	0x0002	17	The user prefetch stall counter has overflowed.
AUX_UOC	0x0004	18	The user ops stall counter has overflowed.
AUX_UTC	0x0008	19	The user clock tick counter has overflowed.
AUX_MIC	0x0010	20	The supervisor instruction counter has overflowed.
AUX_MPC	0x0020	21	The supervisor prefetch stall counter has overflowed.
AUX_MOC	0x0040	22	The supervisor ops stall counter has overflowed.
AUX_MTC	0x0080	23	The supervisor clock tick counter has overflowed.
AUX_PPD	0x0100	24	True at midnight
AUX_UARTRX	0x0200	25	A byte has been received from the AUX UART port and is ready to be read
AUX_UARTTX	0x0400	26	There's room for another byte in the TXFIFO queue
AUX_GPSTX	0x0800	27	A byte has been received in the GPS UART interface, and is now ready to be read
AUX_GPSTX	0x1000	28	There's room in the GPS UART transmit FIFO for another byte

Table 6.5: Auxilliary System Interrupts

Name	Bit Mask	Description
BUS_BUTTON	0x0001	A Button has been pressed.
BUS_SWITCH	0x0002	The Scope has completed its collection
BUS_PPS	0x0004	Top of the second
BUS_RTC	0x0008	An alarm or timer has taken place (assuming the RTC is installed, and includes both alarm or timer)
BUS_NETRX	0x0010	A packet has been received via the network
BUS_NETTX	0x0020	The network controller is idle, having sent its last packet
BUS_UARTRX	0x0040	A character has been received via the UART
BUS_UARTTX	0x0080	The transmit UART is idle, and ready for its next character.
BUS_GPIO	0x0100	The GPIO input lines have changed values.
BUS_FLASH	0x0200	The flash device has finished either its erase or write cycle, and is ready for its next command. (Alternate config only.)
BUS_SCOPE	0x0400	A scope has completed collecting.
BUS_GPSTX	0x0800	A character has been received via GPS
BUS_SDCARD	0x1000	The SD-Card controller has become idle
BUS_OLED	0x2000	The OLED interface has become idle
BUS_ZIP	0x4000	True if the ZipCPU has come to a halt

Table 6.6: Bus Interrupts




Figure 6.1: Button/Switch register layout




Figure 6.2: LED control register layout

6.2.4 Power counter

Some peripherals may require a certain amount of time from power up or startup until they can be accessed. Guaranteeing this amount of time is the purpose of the power counter. This simple read only register simply counts up from zero on every clock, with the exception that once the high order bit is set then it is never cleared.

6.2.5 Button and Switch Register

btn-now / 4'h0 / btncfg / swcfg / btnstate / swstate The button and switch register includes a variety of fields for reading the current state of the buttons and switches, and for controlling the two related interrupts. The register is separated into several fields, however, as shown in Fig. 6.1. The current state of the buttons and switches can be read through the B NOW and SW bit-fields.

The BTN field contains one bit per button. When a button is pressed, the respective bit in this field will be set. It will then remain set until cleared. To clear a value in this bit-field, write a '1' to the position you wish to clear.

Then BCFG field controls which buttons will trigger a button interrupt. Should a button be pressed while its corresponding value within this field is a '1', a button interrupt pulse will be issued. To set a bit within this field, you need to not only write the corresponding bit value, but you must also set an enable bit within the BTN field. Hence, writing a 0x0f0f0 will set all of the bits within this field, while 0x0f000 will have no effect, and 0x0030 will clear two bits. Notice also that, when clearing a button press from the BTN bits, the corresponding BCFG bits will also be cleared.

Finally, the SCFG field controls whether or not changing a switch value will cause an interrupt. As with the BCFG field, changing a value in this register requires writing to the SW field as an enable.

The use of the enable bit-field lines was added so that reads and writes to this register wouldn't need special atomic access protections, so that some configuration bits could be changed without setting all of them, and so that changes during writes wouldn't go unnoticed.

6.2.6 LED control register

The LED control register has a layout similar and enable field similar to that of the button/switch control register. These fields can be seen in Fig. 6.2 The bottom four LED bits of this register will always contain the current state of the LEDs. To change an LED's state, write to this register the new state with the corresponding ENB (enable) bit set. Hence writing a 0x0c0 will turn off LED's two and three, while writing a 0x033 will set LED's zero and one, and writing a 0x0f will be ignored.




Figure 6.3: UART setup register format




Figure 6.4: RTC Date register layout

6.2.7 UART setup registers

There are two UART setup registers: one for controlling the PModUSBUART setup and the other for controlling the PMod GPS NMEA UART. These follow the format given in the `wbuart32` project, with a bit field shown in Fig. 6.3. In general, the only control needed to set these registers is to set their baud rate based upon the number of clocks per baud. Hence, to set a 9600 baud rate, given an 82.5 MHz clock rate, one would set this register to 8594. The high order bits are designed so that writing a zero to them sets the interface for 8-data bits, no parity, and one stop bit.

The number of data bits may be adjusted by changing the *N* field from zero, for eight data bits, on up to three, for five data bits.

The *S* bit determines whether or not the system will insert and require an extra stop bit. Setting it to zero sets the system to require only a single stop bit.

The *P* bit controls whether or not parity is enabled, and the *F* bit controls whether or not the parity is fixed. *T* controls what type of parity is then used. By setting *P* to zero, parity checking and generation is turned off.

Finally, the auxiliary UART (i.e. the PMod USBUART) defaults to 115,200 Baud, 8N1, whereas the GPS UART defaults to 9600 Baud, 8N1. Both may be adjusted via this register.

6.2.8 Color LED registers

Since the Arty has four color LEDs, the OpenArty has four register words to control those LEDs. These registers are split into three bit fields, an 8-bit red, 8-bit green, and an 8-bit blue bit field. The top eight bits are ignored. Unlike many of the other OpenArty registers, these bit fields may be read or written with no special enable values.

6.2.9 RTC date register

The real-time-clock date register format is shown in Fig. 6.4. This is also a very simple register, containing eight binary coded decimal (BCD) digits. Due to the nature of this setup, the date can be read quickly from the hexadecimal value of the register, and dates can be compared validly to determine if a date is earlier or later than any other. Writes to the date register will set the date,




Figure 6.5: Receive UART register layout




Figure 6.6: Transmit UART register layout

otherwise the date will automatically increment whenever the Real Time Clock rolls over into the next day.

Unlike the Linux `ctime` system call, the month value ranges from one to twelve. The day of the month ranges from 1 to 31, or whatever is appropriate for the current month.

6.2.10 General Purpose I/O

The General Purpose I/O controller will be the same as the controller from the S6 SoC once installed.

6.2.11 UART Data Registers

Each of the two UARTs, PMod USBUART and PMod GPS, has two data registers and two interrupts associated with it: one for receive and one for transmit. As with the rest of the Arty I/O design, these are designed so that unused extra bits will be zero, and can (usually) quietly be ignored.

The receive UART register format is shown in Fig. 6.5. This register may only be read, writes are silently ignored. If no receive value is present, the *I* bit will be set. If either a parity error, *P*, or frame error (stop bit not high), *F*, have occurred, those respective bits will be high. The error bits are cleared upon successfully receiving a word across the interface. Finally, the *B* bit indicates the line is in a **BREAK** condition.

The interface has been designed for one of two means of accessing it. The interface may be polled. In that case, anding the result with `0x0f00` will tell whether the result is invalid. The interface may also be read upon a receive interrupt. In that case, the same bit fields apply, but the *I* bit will be guaranteed to be low. Finally, the interrupt line will continue generating an interrupt input to the interrupt controller until it has been read. Therefore, handling receive UART interrupts requires reading the receive data and then resetting the interrupt controller. This also means, though, that the receive port should work quite well with the DMA controller.

As currently implemented, neither transmit nor receive UARTs have attached FIFOs. Hence, once a value is ready to be read, it must be read before the next value is available to be read.

The transmit UART register is shown in Fig. 6.6. Of these bits, the data register is the most important. Writes to the transmit UART, with only the bottom eight bits set, will send those bits out the data port. Writes with the *B*, or **BREAK** bit, set will place the transmitter into a **BREAK** condition. This condition is only cleared by writing with the *B* bit clear. The *S* bit is a read-only

busy bit, true if the device is still busy sending the last character. Finally, the *R* and *O* bits reflect the current value read on the receive port and the current value being placed onto the transmit port respectively.

As with the receive register, the transmit register has been designed to either be used in a polling or interrupt fashion. When polled, the *S* bit may be checked to determine if the transmitter is still busy sending the last character. When the *S* bit is clear, the UART transmitter will be responsive to another character written to it. In interrupt mode, the device will constantly trigger an interrupt into the interrupt controller whenever it is idle. As with the receive, the only way to reset this interrupt is to send a character and then reset the bit in the interrupt controller.

6.2.12 System seconds counter

As part of tracking the current time, it is important to have an accurate seconds counter that increments with every second. That's what this register provides. This plus the subsecond register should be the current time.

The problem is setting this register. While the subsecond time register can be set using the PPS signal from the GPS, this seconds register will need to be calculated from the NMEA data stream. To make this work, this register has been set up so that not only does it increment by one on the top of any second, but when written to the register will be bumped by whatever value is written to it. Hence, to step it forward by a second, write a 32'h1 to it. To step it backwards, write a 32'hffffff.

6.2.13 GPS Subsecond time

As part of being able to provide highly accurate time resolution, it is important to be able to read the current time at any given time. This register provides the sub-seconds value associated with the current time. It is specifically the amount of time since the top of the last second times 2^{32} . As such, it rolls over at the top of each second. The top bit can be used as an indication of the second half of the second, etc.

6.2.14 GPS derived clock step

This 32-bit value is closely related to the system clock frequency. It is a **step** value designed so that a 2^{48} bit counter, incremented by this **step** value on every clock tick, will roll over after one second. To convert this to the GPS derived clock frequency, apply the formula:

$$f_{CLK} = \frac{2^{48}}{STEP} \quad (6.1)$$

6.3 Debugging Scopes

6.4 Real-Time Clock

The real-time clock controller is part of the `rtcclock` project which should also be found near this distribution. The manual for that project should describe the four registers, clock, timer, stopwatch, and alarm, that can be controlled herein.

Name	Address	Width	Access	Description
alpha	0x0500	8	R/W	Recursive Error Averaging Coefficient
beta	0x0504	32	R/W	Phase Tracking Coefficient
gamma	0x0508	32	R/W	Frequency Tracking Coefficient
defstep	0x050c	32	R/W	Default clock step

Table 6.7: GPS PPS Tracking Control Registers

6.5 SD Card controller

The SD card controller is part of the `sdspi` project which should also be found near this distribution. The manual for that project should describe the four registers, control, data, and the two FIFO's registers, that can be controlled herein.

6.6 GPS PPS Tracking Loop control

The coefficients for the PLL that tracks the GPS PPS can be controlled via the registers listed in Tbl. 6.7.

6.7 GPS testbench info

The GPS PPS tracking core found within the Arty was originally tested using a GPS testbench. Since simulation and performance measurement was a challenge, that testbench has been given a permanent place within the Arty. Within it, there are eight registers, grouped into five variables. These registers are designed so that, if read in a burst fashion, none of the registers will change during the burst—guaranteeing their coherency.

The first two registers will be ignored, unless specifically enabled by defining `GPSTB` in `busmaster.v`. They are designed to see how the GPS tracking circuit will respond to an absolutely accurate input. The first, the `tb_maxcount` value, sets the number of clocks per simulated PPS tick. The second, the `tb_jump` value, when written to will cause the PPS to suddenly be displaced in phase by the value written. Both of these are ignored unless the test bench was configured to produce a simulated PPS signal.

The third register is the 64-bit error. Specifically, this is the value of the GPS step counter at the top of the second. In a perfect world, with perfect tracking, it should be zero. In a wonderful world with nearly perfect tracking, this register should be less than the GPS step size.

The fourth register is the 64-bit count register. This indicates the current time, in 64-bit precision. The top 32-bits of this register are the same as the sub-seconds register presented earlier.

The final register is the 64-bit step register. This register is very similar to the 32-bit `STEP` register discussed earlier. It is designed so that, when multiplied by the clock frequency in Hertz, the result should equal 2^{64} . The register, though, captures the current state of the GPS tracking circuit's estimate of the clock speed of the processor in this fashion.

Name	Address	Width	Access	Description
CTRL	0x04b0	32	R/W	Control register
REGA	0x04b4	32	R/W	First excess control word
REGB	0x04b8	32	R/W	Second excess control word
DATA	0x04bc	32	R/W	Data and power register

Table 6.8: OLED Control Registers

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
16'h00																Data															
13'h00												R	V	E	13'h00												R	V	E		

Figure 6.7: OLED data register: Data write format, and power control read/write format

6.8 OLEDrgb control

The OLEDrgb can be controlled by four registers, listed in Tbl. 6.8. The first three are used to send information across the control port of the OLEDrgb, the last is used to adjust the power, reset, and I/O line voltage, as well as to send data values to the device.

Unlike the flash, network MDIO registers, or ICAPE port, reads and writes of this device will not stall the wishbone bus, and will complete immediately. Commands issued to the device while the controller is busy will therefore be quietly ignored.

Working with the device starts by powering it up. This sequence is given by the manufacturer, and it requires the use of data register. This data register has one of two interpretations, as shown in Fig. 6.7. In the first interpretation, data may be sent to the port by simply writing that data to the port, while leaving the top sixteen bits zero. (We'll get to this later.) In the second interpretation, the reset and power bits may be adjusted by setting the upper bit high (an enable bit), together with the corresponding lower bit to the value desired.

The *R* bit will be zero if the device is in a reset state (an active low reset). The *V* bit is one if the VCC output is enabled. The *E* bit is one if the PMod is enabled, otherwise the power to the PMod is cut. Adjusting these bits requires writing a '1' to the bit you wish to change, and then at the same time writing the value you wish to change it to in the lower order bits. Hence writing a 0x010001 to the device will turn the power on, whereas a 0x010000 will turn it off. Likewise 0x040000 will place the device into reset (active low), and 0x040004 will release the reset line.

Reads from this port simply return the current values of the *R*, *V*, and *E* bits in the least significant 3-bits.

The power-up sequence for the device is shown below:

1. Wait a quarter second from configuration start
2. Power up the device, writing a 0x050005 to the data port to power up, but without setting the reset line yet.
3. Wait four microseconds.




Figure 6.8: Four separate OLED control register write formats

4. Activate the reset line, by writing a 0x040000 to this data port.
5. Wait another four microseconds.
6. Clear the reset, by writing a 0x040004 to this data port.
7. Wait another four microseconds.
8. Initialize the display.

At this point, a series of commands need to be sent to the devices control port. These commands are written to the control register. The control register accepts several different types of writes, as shown in Fig. 6.8. To send a single byte of data, write that byte to the control port. Two bytes require setting bit sixteen, and they are sent high order byte first. Sending three or more bytes requires setting the number of bytes you wish to send, N , minus one to the top four bits, followed by the first three bytes, high order byte first. To send longer commands, place the next four bytes into register A, and the next four after that into register B. In this manner, the device can send commands of up to 11 bytes in length, although most commands may be sent and received with writing only a single word to the control port.

The actual set of commands used to initialize the display is rather complex. Please examine the `oledtest.c` ZipCPU program for an example of how this might be accomplished. That program sends a series of commands to the control port, waiting for the port to become idle inbetween. When using polled I/O, the low order bit of the control register will be '1' if the port is busy, zero if not.

6.9 Internal Configuration Access Port

The Xilinx ICAPE2 controller is part of the `wbicapetwo` project which should also be found near this distribution. The ICAPE port offers access to the internal Xilinx configuration registers. The exact meaning of these registers is rather complex, and so users are referred to the Xilinx configuration user guide for more detail.

For now, two registers are worth mentioning. The first is the WBSTAR register, 0x01f0, and the second is the command register, 0x01e4. Writes to the WBSTAR register will set the address that the Xilinx chip will configure itself from upon any warm start configuration request. (Cold starts always configure from the beginning of flash.) This address is relative to the start of the flash, and counted in octets rather than bus words. Hence, to command the Xilinx chip to configure itself

Name	Address	Width	Access	Description
NETRX	0x0540	32	R/W	Packet receive control register
NETTX	0x0544	32	R/W	Packet transmit control register
MACHI	0x0548	16	R/W	Ethernet MAC, hi order 16-bits
MACLO	0x054c	32	R/W	Ethernet MAC, low order 32-bits
RXMISS	0x0550	32	R	Number of valid receive packets missed
RXERR	0x0554	32	R	Number of packets not properly received
RXCRC	0x0558	32	R	Packets received with CRC errors
<i>Unused</i>	0x013f	32	R	Reads zero (Reserved for transmit collision counting)

Table 6.9: Network Packet control registers



Figure 6.9: Network transmit control register, NETTX

from an OpenArty address of 0x470000, you would drop the four and multiply by four, and write 0x1c0000 to this register.

The second register worth mentioning is the command register. Writing a 15 to this register issues an IPR0G command, causing the FPGA to reload itself from the address given in the WBSTAR register.

Put together, this is the meaning of the two lines in `program.sh`:

```
$WBREGS wbstar 0x01c00000
$WBREGS fpgacmd 15
```

The success of this configuration request may be determined from the BOOTSTS register, as discussed in the Xilinx’s *7 Series FPGAs Configuration: User Guide*.

6.10 Network Packet interface control

Tbl. 6.9 shows the eight registers used by the packet interface. The first two of these are used for receiving and sending packets respectively. We’ll discuss these two in a moment. The next two locations allow you to set your own MAC address. Doing so will allow the network interface, if so configured, to insert your MAC address into packets and filter incoming packets for only those containing your MAC. The last four values are reserved for internal performance counters.

From the standpoint of configuring this interface, the network transmit control register needs to be configured first. The bits in this register are shown in Fig. 6.9. By default, the network device is held in a reset state until released by writing a ‘0’ to the *R* value of this register. Other bits in this register include the *I* bit, which turns off the hardware IP packet header checksum check when set, the *M*, which turns off hardware MAC filtering when set, and *C*, which turns off hardware CRC

checking and filtering. These bits are designed so that the natural state of the register is to set them to zero, enabling all hardware checking. Finally, the *B* bit will be set to indicate the interface is busy sending a packet.

The other field of this control register is the log address width field. This field specifies the size of the packet buffers, such that there are a maximum of 2^{AW} octets in each packet.

To use the network transmitter:

1. Set the *R* bit to zero. This will activate the interface, removing it from reset.
2. Set the local hardware MAC address into the *MACHI* and *MACLO* registers. (The *MACHI* register holds the top 16 bits, in its lower 16 bits.)
3. Write a packet into the transmit packet memory area, starting at the zero address.
 - (a) If the hardware MAC option, *M* bit, is set to zero, then hardware MAC generation is on. Place bits 47...16 of the destination MAC in the first word (address 0 of the TX memory), and fill the next word with the last bits of the destination MAC and the sixteen bits of the EtherType.
 - (b) If the hardware MAC option is off, i.e. $M = 0$, then the first two words contain the destination MAC as before, but the second word also contains the top 16-bits of the source MAC. The third word contains the bottom bits of the source MAC. The fourth word then contains the EtherType field twice. Any IP packet then begins on the fifth word.
 - (c) If the hardware CRC option is off, $C = 1$, then a CRC will need to be generated and placed into the last 4-octets of the message.
 - (d) Octets are transmitted from high order bits to low order bits. Hence the first octet transmitted will be from bits 31–24 of a given word, the second octet from bits 23–16, etc.
4. Once the memory for the packet has been set, sending the packet is as simple as writing the packet length (in octets), together with any flag bits, to the network transmit control register.
5. If using polled I/O, the transmit control register may be examined to see when its busy bit clears. At that point, another packet may be loaded into memory.
6. If using interrupt driven I/O, a network transmit idle interrupt will be generated once the transmission is complete. (This interrupt will remain high until another packet transmit command is issued.)
7. To send a subsequent packet, one need only set the memory and write the transmit command to the control register. This will reset the interrupt input to the interrupt controller, so a transmit complete interrupt may be noticed again.

The network receive command register is similar to the transmit command register. It is shown in Fig. 6.10. Unlike the transmit command register, there are no configuration fields in the network receive command register. The receive configuration bits, controlling such things as whether or not the device it in reset, or whether or not to have the hardware filter out bad CRC's, bad IP header checksums, or MAC addresses not for our machine—these bits are shared with the transmit




Figure 6.10: Network receive control register, NETRX

configuration register. On receive, bits are set to indicate the success or failure of a received packet. *C* is set if a packet is received with a CRC error. *E* is set if there was some error in packet reception. *M* is set if a packet is received and the memory still contains the last packet, causing a packet Miss. *S* is set if the receive port is busy. *V* is set if a valid packet can be found in the receive memory. Each of these status bits may be individually cleared by writing a ‘1’ to that respective bit. Writing a ‘1’ to the valid bit, *V*, also clears the receive port so that another packet may be received.

If the interface is on and no valid packet has been received, then the packet receive logic is activated. Any packet received with a valid length (64 bytes or more), a valid CRC (if hardware CRC checking is on), either our MAC address (as programmed into the configuration) or a broadcast address, and a valid IP header (if it’s an IP packet), will be copied into the receive memory. Once the packet has been received, the *V* bit will be set high. If the packet was a broadcast packet, the *B* bit will also be set. Writing a ‘1’ to the *V* bit of this port will clear the packet firmware, and release it to receive another packet.

This port may be operated as either polled or interrupt drive I/O. If polled, then check the *V* bit. Once the *V* bit is one, a packet is ready to be read from the port. At the same time *V* is set to one, an interrupt will be generated. This interrupt will not clear until *V* is cleared.

6.11 Ethernet MDIO configuration registers

The ethernet PHY has 32 address configuration address registers available to the board via an MDIO interface. These are 16-bit registers that may be read from, or written to the device. The current implementation locks the bus while reading from or writing to the device until the operation is complete.

Using these registers, one can tell if the Ethernet is in 10Mbps mode, or 100Mbps mode, or even whether or not a cable is connected.

A simple register to query to know if this interface is working is the LEDCR register, 0x01b8. This register will be set to 0xffff upon startup, and until the network port has been turned on. Once turned on, this register will default to all zeros. To manually turn both the LEDs on, write a 0x030 to the LEDCR register. To manually turn them off, write a 0x036. A value of 0x00 will set them back to the default mode of indicating the link status and speed.

Please examine the specification for the ethernet PHY for more information about these registers, what their bits mean, and how the device can be controlled.

6.12 Flash Memory

From the standpoint of a user program, flash memory should just work. This flash memory was designed with that purpose in mind. Reads are designed to just work.

Name	Address	Width	Access	Description
EWREG	0x0600	32	R	Erase/write control and status
ESTATUS	0x0604	8	R/W	Bus Interrupt Controller
NVCONF	0x0608	16	R	Last Bus Error Address
VCONF	0x060c	8	R	Ticks since startup
EVCONF	0x0610	8	R/W	Button/Switch controller
LOCK	0x0614	8	R/W	LED Controller
flagstatus	0x0618	8	R/W	Auxilliary UART config
CLEAR	0x061c	8	R/W	Clear status on write
DevID	0x0620– –0x0630	5x32	R	Device ID
OTP	0x0640– –0x19f	16x32	R/W	OTP Memory

Table 6.10: Flash control registers

If only all that a flash required was reading, life would be good. However, flash chips have a rather complex protocol for reading, erasing, and programming them. This has made the interface more complex.

Still, reads are ...nearly simple. Reads from the flash memory will automatically be done in Quad-SPI mode and leave the device in Execute-In-Place (XIP) mode upon completion. This means that any initial read burst will take $22 + 8N$ QSPI clocks for N words, whereas subsequent reads will only require $14 + 8N$ QSPI clocks. Reading from any of the device registers will transition the device out of XIP mode, and back into the extended register mode.

Writes are more difficult. Changing the contents of a flash chip requires either erasing a sector (or subsector) in order to turn all the zeros to ones in that sector (or subsector), or it requires writing a page in order to selectively turn some of the ones back to zeros. The interface used in the OpenArty is designed to allow the user complete flexibility over the control of the flash device, without requiring the device to be commanded explicitly over a SPI (or QSPI) port. (The device is connected via such a port, the interface tries to hide that fact.)

The result is that there are many registers used for reading, writing, and controlling the flash. A quick list of these registers is shown in Tbl. 6.10. Many of these registers are defined by the flash itself, and the interface just provides access to them. These include the status, non-volatile configuration, volatile configuration, the extended volatile configuration, and flag status registers. In a similar fashion, the Device ID may be read from the device as well. These registers are defined in the flash specification.

One piece of configuration is required, though, before this interface will work properly either reading or writing. That is that the fast read (or write) delay must be set to eight clocks. To do this, write a 0x08b needs to be written to the volatile configuration register.¹ To set the volatile configuration register, disable the write protect found in the erase/write control register, and then write the new value to the volatile configuration register.

¹To get the ZipCPU to start automatically upon power up, or indeed to have the flash start up in a working mode, the non-volatile configuration register will need to be adjusted to contain this information on power up. Please consult the chip specification to determine what to set that register to.




Figure 6.11: Flash Erase/Write control register layout

Perhaps the most important register of this interface is the erase/write control register. This register enables or disables the write protect for the flash, and issues any erase sector or subsector commands. The register itself is a bitfield, shown in Fig. 6.11. The bits in this register are:

W is a Write-In-Progress bit. It will be one when read if the device is busy erasing or writing. Upon any transition back to zero, the controller will issue an interrupt. This bit is also the Erase Command bit. Write a ‘1’ to this bit to command the flash to erase either a sector or a subsector.

E is a write-enable bit. Write a ‘1’ to this bit to disable write protection, and a ‘0’ to this bit to re-enable write protection. (I highly recommend keeping write protection enabled. I had an error in one of my programs once that erroneously started walking through peripheral register space and ...)

Q is set if Quad SPI mode is enabled. This is currently hardwired to true within the design, so this bit will never change.

S is the subsector erase bit. Upon any command to erase the device, if this bit is set then only a subsector will be erased. If this bit is cleared, the erase command will erase an entire sector.

The *I* bit is set when the device ID has been read into a local RAM memory. Hence, reading from the device ID initially takes many clocks, but subsequent reads should be very fast.

The *V* bit will be set upon any write violation, such as trying to write to the device with the write protect enabled. This bit is cleared upon any write to the erase/write control register.

X is the XIP mode. This is set any time bit 3 of the volatile configuration register is set, and cleared upon any read from non-flash memory.

Twenty four bits constitute the sector address. When commanding the device to erase a sector, the register needs to know the top 10 of them. When commanding the device to erase a subsector, the controller needs the top 14 bits. The bottom 10 bits are a key. Set these to 10’h1be in order to command a (sub)sector erase, or even to just adjust the sector address kept and maintained in this register.

Erasing a sector requires two writes to the erase/write command register. The first write simply disables the write protect. To do this, write a 0x40000000 to the register. The second write must be the sector address added or OR’d to 0xc00001be. When erasing a subsector, set the subsector bit for these two commands.

Writing to a page is similar. In that case, first disable the write protect as before, and then write (via burst mode) the new page values to the device. The actual write is sent to the device as soon as the burst mode is complete. Hence, writing in separate commands, or writing more than a page (64 words), will stall the bus.

While the write or erase is going on, the erase/write control register may be read. Once the erase or write has completed, an interrupt will be generated. Unlike the UART interrupts, this interrupt does not perpetually generate itself until cleared. Hence, you may wish to clear the flash interrupt before an erase/write operation, and then check for the interrupt upon completion. Further, while

the erase/write operation is ongoing, you must not try to read from flash memory. (It is likely to cause a bus error ...)

The EQSPI lock register returns the lock register value associated with the currently selected sector.

The OTP registers reference one-time-programmable memory on the flash. This memory, once programmed, *can not be cleared!* Programming this memory constitutes changing certain of the default '1's to zeros, depending upon the values you write to these registers. They are written in a fashion similar to writing/programming a page as described above.

7.

Wishbone Datasheet

The master and slave interfaces have been simplified with the following requirement: the **STB** line is not allowed to be high unless the **CYC** line is high. In this fashion, a slave may often be able to ignore **CYC** and only act on the presence of **STB**, knowing that **CYC** must be active at the same time.

8.

Clocks

Name	Source	Rates (MHz)		Description
		Max	Min	
i_clk_100mhz	Ext	100		100 MHz Crystal Oscillator
<i>Future</i> s_clk	PLL	165	125	Internal Logic, Wishbone Clock
s_clk	MIG	82.5	75.76	DDR3 SDRAM Controller Clock, $= \frac{13}{4}i_clk_100mhz$
mem_clk_200mhz		200		MIG Reference clock for PHASER generation
ddr3_ck_x	DDR	325	300	DDR3 Command Clock, $= 4s_clk$
o_qspi_sck	DDR	95		QSPI Flash clock, $= \frac{1}{2}s_clk$
o_sd_clk	Logic	50	0.100	SD-Card clock
o_oled_sck	Logic	6.6		OLED SPI clock $= \frac{1}{16}s_clk$
o_eth_mdclk	Logic	25	2.5	Ethernet MDIO controller clock $= \frac{1}{4}s_clk$

Table 8.1: OpenArty clocks

9.

I/O Ports

Table. 9.1 lists the various I/O ports associated with OpenArty.

Port	Width	Direction	Description
i_clk_100mhz	1	Input	Clock
o_qspi_cs_n	1	Output	Quad SPI Flash chip select
o_qspi_sck	1	Output	Quad SPI Flash clock
io_qspi_dat	4	Input/Output	Four-wire SPI flash data bus
i_btn	4	Input	Inputs from the two on-board push-buttons
i_sw	4	Input	Inputs from the two on-board push-buttons
o_led	4	Output	Outputs controlling the four on-board LED's
o_clr_led0	3	Output	
o_clr_led1	3	Output	
o_clr_led2	3	Output	
o_clr_led3	3	Output	
i_uart_rx	1	Input	UART receive input
o_uart_tx	1	Output	UART transmit output
i_aux_rx	1	Input	Auxiliary/Pmod UART receive input
o_aux_tx	1	Output	Auxiliary/Pmod UART transmit output
i_aux_rts	1	Input	Auxiliary/Pmod UART ready-to-send
o_aux_cts	1	Output	Auxiliary/Pmod UART clear-to-send
i_gps_rx	1	Input	GPS/Pmod UART receive input
o_gps_tx	1	Output	GPS/Pmod UART transmit output
i_gps_pps	1	Input	GPS Part-per-second (PPS) signal
i_gps_3df	1	Input	GPS
o_oled_cs_n	1	Output	
o_oled_sck	1	Output	
o_oled_mosi	1	Output	
i_oled_miso	1	Input	
o_oled_reset	1	Output	
o_oled_dc	1	Output	
o_oled_en	1	Output	
o_oled_pmen	1	Output	
o_sd_sck	1	Output	SD Clock
i_sd_cd	1	Input	Card Detect
i_sd_wp	1	Input	Write Protect
io_cmd	1	In/Output	SD Bi-directional command wire
io_sd	4	In/Output	SD Bi-directional data lines
o_cls_cs_n	1	Output	CLS Display chip select
o_cls_sck	1	Output	CLS Display clock
o_cls_mosi	1	Output	CLS Display MOSI
i_cls_miso	1	Input	CLS Display MISO

Table 9.1: List of IO ports