ECE 5997 Hardware Accelerator Design & Automation Fall 2021

Tutorial on C-Based HLS





Announcements

- Lab 1 released
 - Due Wed Oct 27
- Friday lecture takes place in Rhodes 310

Agenda

- Introduction to high-level synthesis (HLS)
 - C-based synthesis
 - Common HLS optimizations
- Case study: Optimizing FIR filter using Vivado HLS

High-Level Synthesis (HLS)

What


- Automated design process that transforms a high-level functional specification to optimized register-transfer level (RTL) descriptions for efficient hardware implementation
 - Input spec. to HLS is typically untimed or partially timed

Why

- Productivity: Lower design complexity & faster simulation speed
- Portability: Single (untimed) source → multiple implementations
- Quality: Quicker design space exploration → higher quality

Design Productivity: RTL vs. HLS

A GCD unit with handshake



HLS Code

Manual RTL (partial)

```
module GcdUnitRTL
                                       always @ (*) begin
                                         if ((curr state 0 == STATE IDLE))
input wire [ 0:0] clk,
                                          if (reg_val)
input wire [ 31:0] reg dat.
                                           next state 0 = STATE CALC;
output wire [ 0:0] req rdy,
                                         if ((curr state 0 == STATE CALC))
input wire [ 0:0] req_val,
                                         if ((!is a It b&&is b zero))
input wire [ 0:0] reset,
output wire [ 15:0] resp_dat,
                                           next state 0 = STATE DONE;
input wire [ 0:0] resp rdv.
output wire [ 0:0] resp val
                                         if ((curr state 0 == STATE DONE))
                                          if ((resp_val&&resp_rdy))
                                           next_state__0 = STATE IDLE:
                                      end
```

Module declaration


State transition

```
always @ (*) begin
  if ((current_state__1 == STATE_IDLE))
   reg rdv = 1; resp val = 0;
   a mux sel = A MUX SEL IN; b mux sel = B MUX SEL IN;
   a_reg_en = 1; b_reg_en = 1;
   if ((current_state__1 == STATE_CALC))
    do swap = is a lt b; do sub = ~is b zero;
    req_rdy = 0; resp_val = 0;
    a mux sel = do swap ? A MUX SEL B : A MUX SEL SUB;
    a reg en = 1; b reg en = do swap;
    b mux sel = B MUX SEL A;
   else
    if ((current state 1 == STATE DONE))
     reg rdv = 0: resp val = 1:
     a mux sel = A MUX SEL X; b mux sel = B MUX SEL X;
     a reg en = 0; b reg en = 0;
end
```

Single Untimed Source to Multiple Implementations

Untimed Sequential **Pipelined** Combinational for Latency for Area for Throughput in1 in2 in3 in4 in1 in2 in3 in4 in1 in2 in3 in4 REG out1 Control-Data Flow Graph (CDFG) out1 $t_{clk} \approx d_{add} + d_{setup}$ $t_{clk} \approx d_{add} + d_{setup}$ out1 = f(in1, in2, in3, in4) $t_{clk} \approx 3 * d_{add}$ $T_2 = 1/(3 * t_{clk})$ $T_3 = 1/t_{clk}$ $T_I = 1 / t_{clk}$ $A_2 = A_{add} + 2 * A_{reg}$ $A_3 = 3 * A_{add} + 6 * A_{reg}$ $A_1 = 3 * A_{add}$

A Representative C-Based HLS Tool



~10X code size reduction with algorithmic specification

~100X simulation speedup

Behavioral-level IP reuse

Fast architecture exploration

Typical C/C++ Synthesizable Subset

- Data types:
 - Primitive types: (u)char, (u)short, (u)int, (u)long, float, double
 - Arbitrary-bitwidth integer or fixed-point types
 - Composite types: array, struct, class
 - Templated types: template<
 - Statically determinable pointers
- No/limited support for dynamic memory allocations and recursive function calls

Arbitrary Precision Integer

- C/C++ only provides a limited set of native integer types
 - char (8b), short (16b), int (32b), long (?), long long (64b)
 - Byte aligned: efficient in processors
- Arbitrary precision integer in Vivado HLS
 - Signed: ap_int; Unsigned ap_uint
 - Two's complement representation for signed integer
 - Templatized class ap_int<W> or ap_uint<W>
 - W is the user-specified bitwidth


```
#include <ap_int>
...
ap_int<9> x; // 9-bit
ap_uint<24> y; // 24-bit unsigned
ap_uint<512> z; // 512-bit unsigned
```

Representing Fractional Numbers

- Binary representation can also represent fractional numbers, usually called fixed-point numbers, by simply extending the pattern to include negative exponents
 - Less convenient to use compared to floating-point types
 - Efficient and cheap in application-specific hardware


Fixed-Point Type in Vivado HLS

- Arbitrary precision fixed-point type
 - Signed: ap_fixed; Unsigned ap_ufixed
 - Templatized class ap_fixed<W, I, Q, O>
 - W: total word length
 - I: integer word length
 - Q: quantization mode
 - O: overflow mode



Example: Fixed-Point Modeling

ap_ufixed<11, 8, AP_TRN, AP_WRAP> x;



- 11 is the total number of bits in the type
- 8 bits to the left of the decimal point
- AP_WRAP defines <u>wrapping</u> behavior for overflow
- AP_TRN defines <u>truncation</u> behavior for quantization

Handling Overflow/Underflow

One common (& efficient) way of handling overflow / underflow is to drop the most significant bits (MSBs) of the original number, often called wrapping

Wrapping can cause a negative number to become positive, or a positive to negative

Fixed-Point Type: Quantization Behavior

ap_fixed quantization mode

- Determines the behavior of the fixed point type when the result of an operation generates more precision in the LSBs than is available
- Default mode: AP_TRN (truncation)
- Other rounding modes: AP_RND, AP_RND_ZERO, AP_RND_INF, ...

```
ap_fixed<4, 2, AP_TRN> x = 1.25; (b'01.01)
ap_fixed<3, 2, AP_TRN> y = x;
\downarrow \rightarrow 1.0 (b'01.0)
ap_fixed<4, 2, AP_TRN> x = -1.25; (b'10.11)
ap_fixed<3, 2, AP_TRN> y = x;
\downarrow \rightarrow -1.5 (b'10.1)
```

Typical C/C++ Constructs to RTL Mapping

C/C++ RTL **Constructs Components** Modules **Functions** \rightarrow Arguments Input/output ports \rightarrow **Functional units Operators** \rightarrow **Scalars** Wires or registers \rightarrow **Arrays Memories** \rightarrow **Control flows Control logics** \rightarrow


Design Hierarchy

- Each function is usually translated into an RTL module
 - Functions may be inlined to dissolve their hierarchy

Source code Void A() { ... /* body of A */ } void C() { ... /* body of C */ } void B() { C(); } Void TOP() { A(); B(); }

Arrays

- By default, an array in C code is typically implemented by a memory module in the RTL
 - Read & write array -> RAM; Constant array -> ROM



- An array can be partitioned and map to multiple RAMs
 - An array can be partitioned into individual elements and map to registers (complete partition)
- Multiples arrays can be merged and map to one RAM

Loops

- By default, loops are rolled
 - Each loop iteration corresponds to a "sequence" of states (possibly a DAG)
 - This state sequence will be repeated multiple times based on the loop trip count

```
void TOP() { ... for (i = 0; i < N; i++) sum += A[i]; }
```

Loop Unrolling

- Loop unrolling to expose higher parallelism and achieve shorter latency
 - Pros
 - Decrease loop overhead
 - Increase parallelism for scheduling
 - Cons
 - Increase operation count, which may negatively impact area, power, and timing

for (int i = 0; i < 8; i++)
$$A[i] = C[i] + D[i];$$

$$\downarrow$$

$$A[0] = C[0] + D[0];$$

$$A[1] = C[1] + D[1];$$

$$A[2] = C[2] + D[2];$$

A[7] = C[7] + D[7];


Loop Pipelining

- Pipelining is one of the most important optimizations for HLS
 - Key factor: Initiation Interval (II)
 - Allows a new iteration to begin processing, II cycles after the start of the previous iteration (II=1 means the loop is fully pipelined)


for
$$(i = 0; i < N; ++i)$$

 $p[i] = x[i] * y[i];$

Pipelined schedule




Dataflow of the loop body




Id – Load (memory read)

st – Store (memory write)

A Tutorial on Vivado HLS (led TAs)





Finite Impulse Response (FIR) Filter

$$y[n] = \sum_{i=0}^{N} b_i x[n-i]$$

x[n] input signal

y[n] output signal

N filter order

*b_i i*th filter coefficient

```
// original, non-optimized version of FIR
#define SIZE 128
#define N 10
void fir(int input[SIZE], int output[SIZE]) {
 // FIR coefficients
 int coeff[N] = \{13, -2, 9, 11, 26, 18, 95, -43, 6, 74\};
 // exact translation from FIR formula above
 for (int n = 0; n < SIZE; n++) {
  int acc = 0;
  for (int i = 0; i < N; i++) {
   if (n - i >= 0)
     acc += coeff[i] * input[n - i];
  output[n] = acc;
```

Server Setup

- Log into ece-linux server
 - Host name: ecelinux.ece.cornell.edu
 - User name and password: [Your NetID credentials]
- Setup tools for this class
 - Source class setup script to setup Vivado HLS> source / classes / ece5997 / setup-ece5997.sh
- Test Vivado HLS
 - Open Vivado HLS interactive environment

```
> vivado_hls -i
```

List the available commands

```
> help
```

Copy FIR Example to Your Home Directory

```
> cd ~
> cp -r /classes/ece5997/fir-tutorial/ .
> ls
```

Design files

- fir.h: function prototypes
- fir_*.c: function definitions
- Testbench files
 - fir-top.c: function used to test the design
- Synthesis configuration files
 - run.tcl: script for configuring and running Vivado HLS

Project Tcl Script

```
# run.tcl for FIR
# open the HLS project fir.prj
open_project -reset fir.prj
# set the top-level function of the design to be fir
set top fir
# add design and testbench files
add_files fir_initial.c
add_files -tb fir-top.c
open_solution "solution1"
# use Zynq device
set_part xc7z020clg484-1
# target clock period is 10 ns
create_clock -period 10
```

```
# do a c simulation
csim_design
# synthesize the design
csynth_design
# do a co-simulation
cosim_design
# export design
export_design
# exit Vivado HLS
exit
```

You can use multiple Tcl scripts to automate different runs with different configurations.

Synthesize and Simulate the Design

> vivado_hls -f run.tcl


```
Generating csim.exe
128/128 correct values!
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [HLS 200-10] -----
INFO: [HLS 200-10] -- Scheduling module 'fir'
INFO: [HLS 200-10] -----
INFO: [HLS 200-10] -----
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'fir'
INFO: [HLS 200-10] -----
INFO: [HLS 200-10] -----
INFO: [HLS 200-10] -- Generating RTL for module 'fir'
INFO: [HLS 200-10] -----
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation.
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
128/128 correct values!
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS
```

SW simulation only.
Same as simply running a software program.

HLS Synthesizing C to RTL

HW-SW co-simulation. SW test bench invokes RTL simulation.

Synthesis Directory Structure




Synthesis reports of each function in the design, except those inlined.

Default Microarchitecture

```
void fir(int input[SIZE], int output[SIZE]) {
 // FIR coefficients
 int coeff[N] = \{13, -2, 9, 11, 26, 18, 95, -43, 6, 74\};
 // Shift registers
 int shift_reg[N] = \{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0\};
 // loop through each output
 for (int i = 0; i < SIZE; i ++ ) {
  int acc = 0:
  // shift registers
  for (int j = N - 1; j > 0; j--) {
   shift_reg[j] = shift_reg[j - 1];
  // put the new input value into the first register
  shift_reg[0] = input[i];
  // do multiply-accumulate operation
  for (j = 0; j < N; j++) {
   acc += shift_reg[i] * coeff[i];
  output[i] = acc;
```

$$y[n] = \sum_{i=0}^{N} b_i x[n-i]$$




Possible optimizations

- Loop unrolling
- Array partitioning
- Pipelining

Unroll Loops

```
void fir(int input[SIZE], int output[SIZE]) {
                                                            // unrolled shift registers
 // loop through each output
                                                            shift_reg[9] = shift_reg[8];
 for (int i = 0; i < SIZE; i ++ ) {
                                                            shift_reg[8] = shift_reg[7];
  int acc = 0;
                                                            shift reg[7] = shift reg[6];
  // shift the registers
                                                            shift_reg[1] = shift_reg[0];
  for (int j = N - 1; j > 0; j--) {
   #pragma HLS unroll
   shift_reg[j] = shift_reg[j - 1];
                                                            // unrolled multiply-accumulate
  // do multiply-accumulate operation
                                                            acc += shift reg[0] * coeff[0];
  for (j = 0; j < N; j++) {
                                                            acc += shift reg[1] * coeff[1];
                                        Complete
                                                            acc += shift_reg[2] * coeff[2];
   #pragma HLS unroll
                                        unrolling
   acc += shift_reg[j] * coeff[j];
                                                            acc += shift reg[9] * coeff[9];
```

Architecture after Unrolling



Partition Arrays


```
void fir(int input[SIZE], int output[SIZE]) {
    // FIR coefficients
    int coeff[N] = {13, -2, 9, 11, 26, 18, 95, -43, 6, 74};
    // Shift registers
    int shift_reg[N] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
    #pragma HLS ARRAY_PARTITION variable=shift_reg complete dim=0
    ...
}
```


Complete array partitioning

```
// Shift registers
int shift_reg_0 = 0;
int shift_reg_1 = 0;
int shift_reg_2 = 0;
...
int shift_reg_9 = 0;
```

Latency: 897 cycles

Microarchitecture after Partitioning






Pipeline Outer Loop

```
void fir(int input[SIZE], int output[SIZE]) {
 // loop through each output
 for (int i = 0; i < SIZE; i ++ ) {
  #pragma HLS pipeline II=1
  int acc = 0;
  // shift the registers
  for (int j = N - 1; j > 0; j--) {
   shift_reg[j] = shift_reg[j - 1];
  // do multiply-accumulate operation
  for (j = 0; j < N; j++) {
   acc += shift_reg[j] * coeff[j];
```

Pipeline the entire outer loop

Inner loops automatically unrolled when pipelining the outer loop

Fully Pipelined Implementation



[Figure credit] Ryan Kastner et. al., Parallel Programming for FPGAs, page 44.

Next Lecture

Specialized computing