


ECE 5003 – CMOS DIGITAL IC DESIGN



VIT-AP UNIVERSITY

Fall Semester 2025-26

M. Tech VLSI DESIGN

School of Electronics Engineering (SENSE)

Engineering Lab report

Submitted to

Dr. Siva Ramakrishna P

Submitted By

PATHAN DANISH KHAN

Registration Number - 25MVD7036

TABLE OF CONTENTS

S. No.	Name of the Experiment	Date of Experiment	Page No
1.	Design and Implementation of a CMOS Inverter	27/09/2025	3-5
2.	Design and Implementation of a CMOS NAND GATE	04/10/2025	6-9
3.	Design and Implementation of a CMOS NOR Gate	11/10/2025	10-13
4.	Design and Implementation of a FULL Adder	25/10/2025	14-16
5.	Design and Implementation of a D-Flip Flop	15/11/2025	17-18
6.	Design and Implementation of a 6T-SRAM	06/12/2025	19-20

Experiment No.1


Design and Implementation of a CMOS Inverter

Aim: To design, simulate, layout, and verify a CMOS inverter using Cadence Virtuoso.


Tools Used: Cadence Virtuoso

- Cadence Virtuoso Schematic Editor – Schematic design
- Cadence ADE L (Analog Design Environment L) – Setting up, running, and analyzing simulations
- Cadence Spectre Simulator – Circuit simulation engine
- Cadence Virtuoso Layout Editor – Layout creation
- Cadence PVS / Assura – DRC and LVS verification
- Cadence Quantus QRC (RC Extraction Tool) – Post-layout parasitic extraction



Schematic Diagram:




Test Schematic:




Simulation Waveforms (Pre-Layout):





ADE L Window:



Layout:



Post-Layout Simulation Results:



Experiment No.2


Design and Implementation of a CMOS NAND GATE

Aim: To design, simulate, layout, and verify a CMOS NAND Gate using Cadence Virtuoso.


Tools Used: Cadence Virtuoso

- Cadence Virtuoso Schematic Editor – Schematic design
- Cadence ADE L (Analog Design Environment L) – Setting up, running, and analyzing simulations
- Cadence Spectre Simulator – Circuit simulation engine
- Cadence Virtuoso Layout Editor – Layout creation
- Cadence PVS / Assura – DRC and LVS verification
- Cadence Quantus QRC (RC Extraction Tool) – Post-layout parasitic extraction


Schematic Diagram:




Test Schematic:




Simulation Waveforms (Pre-Layout):




ADE L Window:




Layout:



Post-Layout Simulation Results:





Experiment No.3


Design and Implementation of a CMOS NOR Gate

Aim: To design, simulate, layout, and verify a CMOS NOR Gate using Cadence Virtuoso.


Tools Used: Cadence Virtuoso

- Cadence Virtuoso Schematic Editor – Schematic design
- Cadence ADE L (Analog Design Environment L) – Setting up, running, and analyzing simulations
- Cadence Spectre Simulator – Circuit simulation engine
- Cadence Virtuoso Layout Editor – Layout creation
- Cadence PVS / Assura – DRC and LVS verification
- Cadence Quantus QRC (RC Extraction Tool) – Post-layout parasitic extraction


Schematic Diagram:




Test Schematic:




Simulation Waveforms (Pre-Layout):




ADE L Window:




Layout:



Post-Layout Simulation Results:





Experiment No.4


Design and Implementation of a FULL Adder

Aim: To design, simulate, layout, and verify a CMOS FULL Adder using Cadence Virtuoso.


Tools Used: Cadence Virtuoso

- Cadence Virtuoso Schematic Editor – Schematic design
- Cadence ADE L (Analog Design Environment L) – Setting up, running, and analyzing simulations
- Cadence Spectre Simulator – Circuit simulation engine
- Cadence Virtuoso Layout Editor – Layout creation
- Cadence PVS / Assura – DRC and LVS verification
- Cadence Quantus QRC (RC Extraction Tool) – Post-layout parasitic extraction


Schematic Diagram:




Test Schematic:



Simulation Waveforms (Pre-Layout):



ADE L Window:



Experiment No.5


Design and Implementation of a D-Flip Flop

Aim: To design, simulate, layout, and verify a CMOS XOR Gate using Cadence Virtuoso.


Tools Used: Cadence Virtuoso

- Cadence Virtuoso Schematic Editor – Schematic design
- Cadence ADE L (Analog Design Environment L) – Setting up, running, and analyzing simulations
- Cadence Spectre Simulator – Circuit simulation engine
- Cadence Virtuoso Layout Editor – Layout creation
- Cadence PVS / Assura – DRC and LVS verification
- Cadence Quantus QRC (RC Extraction Tool) – Post-layout parasitic extraction


Schematic Diagram:




Test Schematic:



Simulation Waveforms (Pre-Layout):



ADE L Window:



Experiment No.6


Design and Implementation of a 6T-SRAM

Aim: To design, simulate, layout, and verify a CMOS XOR Gate using Cadence Virtuoso.


Tools Used: Cadence Virtuoso

- Cadence Virtuoso Schematic Editor – Schematic design
- Cadence ADE L (Analog Design Environment L) – Setting up, running, and analyzing simulations
- Cadence Spectre Simulator – Circuit simulation engine
- Cadence Virtuoso Layout Editor – Layout creation
- Cadence PVS / Assura – DRC and LVS verification
- Cadence Quantus QRC (RC Extraction Tool) – Post-layout parasitic extraction


Schematic Diagram:



Test Schematic:



Simulation Waveforms (Pre-Layout):



ADE L Window:

