{"payload":{"header_redesign_enabled":false,"results":[{"id":"758249125","archived":false,"color":"#DAE1C2","followers":1,"has_funding_file":false,"hl_name":"Daniyal-Tahsildar/System_Verilog_Basics","hl_trunc_description":"This repository hosts examples and documentation for System Verilog used for Testbench Development ","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":758249125,"name":"System_Verilog_Basics","owner_id":101754760,"owner_login":"Daniyal-Tahsildar","updated_at":"2024-05-30T22:48:47.998Z","has_issues":true}},"sponsorable":false,"topics":["verilog","systemverilog","verification-methodologies"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":51,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ADaniyal-Tahsildar%252FSystem_Verilog_Basics%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/Daniyal-Tahsildar/System_Verilog_Basics/star":{"post":"s1Gv3mYSyUnO5aux__FKbMEelLBu90vGCWT-UPTs-w5bYH3ru51AB5-ThHnnUsRAeELqSNlGH6MC5IjSmqiH5w"},"/Daniyal-Tahsildar/System_Verilog_Basics/unstar":{"post":"7gCSR3AqieMH4lQSErXvSrgQfKxFh-2L1txFjK03knypeV94J7Xo0Z6ci2vOO_NTXnYgnZt68Zs6U0LDy8Yisw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"L4Y_XdlJ3zfZFuM71oYjesXq5to7l6J9nzynsgXEAu-UNDAVbv66buvLZZxN_VdOu1UOrTEaswdLqWmGq0PEiw"}}},"title":"Repository search results"}