

	T_0	T_1	T_2	T_3	T_4	T_5
<i>mv</i>	Select pc, $ADDR_{in}, pc_incr$	IR_{in}	Select rY or IR, $rX_{in}, Done$			
<i>mvt</i>	Select pc, $ADDR_{in}, pc_incr$	IR_{in}	Select IR, $rX_{in}, Done$			
<i>add</i>	Select pc, $ADDR_{in}, pc_incr$	IR_{in}	Select rX, A_{in}	Select rY or IR, G_{in}	Select G, $rX_{in}, Done$	
<i>sub</i>	Select pc, $ADDR_{in}, pc_incr$	IR_{in}	Select rX, A_{in}	Select rY or IR, $AddSub, G_{in}$	Select G, $rX_{in}, Done$	
<i>and</i>	Select pc, $ADDR_{in}, pc_incr$	IR_{in}	Select rX, A_{in}	Select rY or IR, ALU_and, G_{in}	Select G, $rX_{in}, Done$	
<i>ld</i>	Select pc, $ADDR_{in}, pc_incr$	IR_{in}	Select rY, $ADDR_{in}$		Select DIN, $rX_{in}, Done$	
<i>st</i>	Select pc, $ADDR_{in}, pc_incr$	IR_{in}	Select rY, $ADDR_{in}$	Select rX, $DOUT_{in}, W_D, Done$		

	T_0	T_1	T_2	T_3	T_4	T_5
$b\{cond\}$	Select pc, $ADDR_{in}, pc_incr$	IR_{in}	Select pc, $A_{in},$ if \cancel{done}		Select IR, G_{in}	Select G, $pc_{in}, Done$

	T_0	T_1	T_2	T_3	T_4	T_5
<i>push</i>	Select pc, $ADDR_{in}, pc_incr$	Wait	IR_{in}	sp_decr	Select rY, $ADDR_{in}$	Select rX, $DOUT_{in}, W_D, Done$
<i>pop</i>	Select pc, $ADDR_{in}, pc_incr$	Wait	IR_{in}	Select rY, $ADDR_{in}, sp_incr$	Wait	Select DIN, $rX_{in}, Done$
<i>bl</i>	Select pc, $ADDR_{in}, pc_incr$	Wait	IR_{in}	Select pc, $A_{in}, r6_{in}$	Select #D, G_{in}	Select G, $pc_{in}, Done$
<i>cmp</i>	Select pc, $ADDR_{in}, pc_incr$	Wait	IR_{in}	Select X, A_{in}	Select rY or #D, $AddSub, F_{in}, Done$	
<i>lsl, lsr, asr, ror</i>	Select pc, $ADDR_{in}, pc_incr$	Wait	IR_{in}	Select rX, A_{in}	Select rY or #D, do_shift, G_{in}, F_{in}	Select G, $rX_{in}, Done$

The processor will have eight new instructions, which are listed in Table 5. The *push rX* instruction is used to store the contents of a register, rX , onto the stack. This instruction first decrements the sp (register $r5$), and then stores rX into memory at the address in sp . The *pop* rX instruction is used to load data into a register rX from memory at the address in sp . After loading this data, sp is then incremented.

Recall from Lab 8 that the $b\{cond\}$ instruction uses the XXX field to encode a condition, where XXX = 000 (none), 001 (eq), 010 (ne), and so on. Implement the *bl* instruction by using the previously-unsigned code XXX = 111.


You should encode the *cmp* instruction in the same way as the *add*, *sub*, and *and* instructions. Use the previously-unsigned code III = 111; if $Op2$ is a register, then *cmp* is encoded as 1110XXXX000000YYYY, and if $Op2$ is #D then *cmp* is encoded as 1111XXDDDDDDDDDD. For the shift/rotate instructions you should also use the code III = 111 as follows. When $Op2$ is a register, encode these instructions as 1110XXXX10SS00YY, and when $Op2$ is #D encode them as 1110XXXX10SSDDDD. In these encodings SS specifies the type of shift/rotate, where SS = 0D (lsl), 01 (lslr), 10 (asrl), or 11 (ror). Note that the instruction *cmp rX, rY* and the various shift/rotate instructions share the most-significant digits of their encodings (bits 15-9) which are 1110XX. However, for this *cmp* instruction the next six digits (bits 8-3) are 000000, whereas for the shift/rotate instructions these bits are never all zeros. To differentiate between *cmp rX, rY* and the shift/rotate instructions it is sufficient to examine the digit in bit position 8.

wire [1:0] ss; ✓

wire shift-check ✓

assign ss = IR [6:5] ✓

assign shift-check = IR [7]; ✓




reg R6_in; ✓

. barrel ALU_b (shift-type, shift, data-in, data-out); ✓
(call for barrel) ↗ ↗ ↗

ss BusWires A

wire [5:0] data-out-barrel; ✓



In assembly-language code register $r5$ can be referred to as the *stack pointer* register, sp . It is used as an address for pushing and popping data on the stack. Since it is an up/down counter, the sp can easily be decremented before a register is pushed onto the stack, and incremented after a register has been popped off of the stack. The processor's control unit decrements sp by using the *sp_decr* signal shown in Figure 24, and increments this register by using the *sp_incr* signal. These signals are just the *up/down* control inputs for the counter. Arbitrary data can also be loaded into register $r5$ (sp) in the same way as in Lab 8, by using the $r5_{in}$ signal.

reg sp-decr; ✓

reg sp-incr; ✓

push = 3'b101; ✓

pop = 3'b100; ✓

parameter bl = 3'b111; ✓


parameter cmp = 3'b111; ✓

wire [5:0] check-inst; ✓

assign check-inst = IR [8:3]; ✓

Internal processor bus:

check-inst : BusWires = {12'bo, IR[2:0]}; ✓



Selection for Buswires Multiplexer:

parameter _shift = 4'b1100;
 C first ss = 00 (lsl)


Control FSM outputs:

sp_incr = 1'b0; ✓

sp_decr = 1'b0; ✓

Rb_in = R_in [6]; ✓

and 1010XXXX000000YY, respectively. You should encode the pop instruction similarly to ld, with the encoding 1001XXX000000101. Also, encode push similarly to st, using the code 1011XXX000000101. Notice that for both push and pop the YY field is hard-coded to correspond to the stack pointer register, r5.



T3: cmp: begin ✓

Select = rX; ✓

A_in = 1'b1; ✓

end ✓

st, push: begin ✓

if (Imm==1'b0) begin ✓

< store instructions: >

end ✓

else begin ✓

sp_decr = 1'b1; ✓

end ✓

ld, pop: begin ✓

< store instruction >

if (Imm==1'b1) sp_incr = 1'b1; ✓

mut, b: case (cond)

bl: Rb_in = 1'b1; ✓

< other instructions >

To implement each of the new instructions, you will need to augment the finite state machine for your processor. Table 6 indicates how the required signals may be asserted in each time step to implement the instructions in Table 5. Following the style used in Labs 7 and 8, in this table Select pc means "put the program counter onto the Buswires," Select #D means "put the sign-extended immediate data that is in the instruction register (IR) onto the Buswires," Select rY means "assert the input to the flip-flop that provides the write signal for the memory," and do_shift means "set the control signal on the ALU such that its output will be provided by the barrel shifter."

	T_0	T_1	T_2	T_3	T_4	T_5
push	Select pc, ADDR _{in} , pc_incr	Wait	IR _{in}	sp_decr	Select rY, ADDR _{in} , W_D, Done	Select rx, DOUT _{in} , W_D, Done
pop	Select pc, ADDR _{in} , pc_incr	Wait	IR _{in}	Select rY, ADDR _{in} , sp_incr	Wait	Select DIN, rx _{in} , Done
bl	Select pc, ADDR _{in} , pc_incr	Wait	IR _{in}	Select pc, A _{in} , r6 _{in}	Select #D, G _{in}	Select G, pc _{in} , Done
cmp	Select pc, ADDR _{in} , pc_incr	Wait	IR _{in}	Select rX, A _{in}	Select rY or #D, AddSub, F _{in} , Done	
lsl, lsr asr, ror	Select pc, ADDR _{in} , pc_incr	Wait	IR _{in}	Select rX, A _{in}	Select rY or #D, do_shift, G _{in} , F _{in}	Select G, rx _{in} , Done

The processor will have eight new instructions, which are listed in Table 5. The push rx instruction is used to store the contents of a register, rx, onto the stack. This instruction first decrements the sp (register r5), and then stores rx into memory at the address in sp. The pop rx instruction is used to load data into a register rx from memory at the address in sp. After loading this data, sp is then incremented.

Operation	Function performed
push rx	$sp \leftarrow sp - 1$, $[sp] \leftarrow rx$
pop rx	$rx \leftarrow [sp]$, $sp \leftarrow sp + 1$
bl Label	$r6 \leftarrow pc$, $pc \leftarrow Label$
cmp rx, Op2	performs $rx - Op2$, sets flags
lsl rx, Op2	$rx \leftarrow rx \ll Op2$
lsr rx, Op2	$rx \leftarrow rx \gg Op2$
asr rx, Op2	$rx \leftarrow rx \ggg Op2$
ror rx, Op2	$rx \leftarrow rx \gggg Op2$

else begin (shift and rotate) ✓
 if (shift_check == 0) ✓
 Select = rY; ✓
 else Select = _shift; ✓
 G_in = 1'b1; ✓
 F_in = 1'b1; ✓
 end end end ✓
 st, push: if (Imm==0) ... ✓
 else begin
 Select = rY, ADDR_in = 1'b1; ✓
 end. ✓
 ld, pop: j ✓

T4: cmp: begin

if (Imm==1'b1) begin ✓

(#D) ✓

Select = -IR8-IR8-0; ✓

AddSub = 1'b1; ✓

F_in = 1'b1; ✓

Done = 1'b1; ✓

end ✓

else begin

if (check_inst == 6'b000000) begin (cmp) ✓

Select = rY; ✓

AddSub = 1'b1; ✓

F_in = 1'b1; ✓

Done = 1'b1; ✓

end

```

T5: st.push: begin
    if (Imm == 0) begin (just st, move to next cycle)
        Done = 1'b1; ✓
    end ✓
    else begin ✓
        Select = rX; ✓
        DOUT_in = 1'b1; ✓
        W_D = 1'b1; ✓
        Done = 1'b1; ✓
    end. ✓
end; ✓

```

T₅

Select rX, DOUT_{in}, W_D, Done

<i>ld.pop: begin</i>	✓	<i>Select DIN,</i>
<i>Select = -DIN;</i>	✓	<i>rX_{in}, Done</i>
<i>rX_in = 1'b1;</i>	✓	
<i>Done = 1'b1;</i>	✓	
<i>end</i>		
<i>cmp: begin (for shift)</i>	✓	
<i>Select = -G;</i>	✓	<i>Select G, rX_{in},</i>
<i>rX_in = 1'b1;</i>	✓	<i>Done</i>
<i>Done = 1'b1;</i>	✓	
<i>end</i>		
<i>b-: bl: PC_in = 1'b1;</i>	✓	

```

// r7 is stack pointer
// module pc_count(R, Resetn, Clock, E, L, Q);
pc_count reg_pc (BusWires, Resetn, Clock, pc_incr, pc_in, pc);

```

```


sp-count reg-sp (BusWires, Resetn, Clock, sp_incr, sp_decr, R_in [5], r5); ✓

```

```

module sp_count (R, Resetn, U, D, L, Q)
    input [15:0] R;
    input Resetn, Clock, U, D, L;
    output [15:0] Q;
    reg [15:0] Q;
    always @(posedge Clock)
        if (!Resetn)
            Q <= 16'b0;
        else if (L)
            Q <= R;
        else if (U)
            Q <= Q + 1'b1;
        else if (D)
            Q <= Q - 1'b1;
    endmodule

```



```

module pc_count(R, Resetn, Clock, E, L, Q);
    input [15:0] R;
    input Resetn, Clock, E, L;
    output [15:0] Q;
    reg [15:0] Q;

    always @(posedge Clock)
        if (!Resetn)
            Q <= 16'b0;
        else if (L)
            Q <= R;
        else if (E)
            Q <= Q + 1'b1;
endmodule

```

```

reg shift Rotate;
shift_rotate = 1'b0; ✓ (initialization) ✓

```

```

in T4: after do_shift: shift_rotate = 1'b1; ✓

```

```

else: if (!shift_rotate)

```

