UNIVERSIDADE FEDERAL DO RIO DE JANEIRO Departamento de Engenharia Eletrônica e da Computação Escola Politécnica EEL 480 – Sistemas Digitais

JOGO DA FORCA EM VHDL

Alunos: Bruno Dantas de Paiva, João Ricardo Magalhães e Guilherme Bergman

Professor: Luis Henrique Maciel Kosmalski Costa

Rio de Janeiro, 2019

I. Introdução:

A forca é um jogo onde uma palavra é escolhida e outra pessoa tenta adivinhar de letra em letra com um número específico de erros que a pessoa possa errar.

Neste trabalho, foi utilizado uma FPGA (que consiste em um arranjo de células lógicas ou blocos lógicos configuráveis contidos em um único circuito integrado) e a linguagem de descrição de hardware (VHDL) para implementar tais funções.

Foi projetado para que a pessoa tecle cada letra através de um teclado PS2; Foi pré alocado no código tanto a palavra quanto a quantidade de erros.


II. Desenvolvimento:

Como base do projeto, utilizamos o módulo Kb_code para tratar os dados recebidos pelo teclado, através do sinal key_code (onde fica armazenado a tecla do buffer), kb_buf_empty que indica se o buffer recebeu alguma informação, e rd_key_code, sinal que libera o buffer para receber nova tecla. Em relação ao display, foi aproveitado o módulo lcd, onde substituímos a frase exemplo que é impressa no display pelo conteúdo que nós desejamos.

O projeto funciona a partir de duas máquinas de estado: uma serve para receber a tecla digitada pelo usuário, e a ultima verifica se a tecla é correta.


A maquina que lê a tecla possui 3 estados, o primeiro espera o kb_buf_empty ficar em 0, movendo para o estado intermediario. Neste, ela avisa para a outra maquina que recebeu uma tecla através do sinal 'teclou', e armazena a tecla no sinal keybuffer. Ela prossegue para o estado final quando for avisada através de 'leu' que a outra maquina já tratou a tecla - essa parte é apenas por segurança, já que a tecla é tratada em apenas um período de clock poderiamos descartar a variavel 'leu'.

No estado final, 'teclou' e 'leu' vão para 0, e volta-se para o estado inicial. Segue a imagem da máquina de estados da tecla digitada:



A máquina que verifica a tecla, na verdade, possui apenas um estado, onde verificamos se o limite de erros já foi atingido, caso contrário, se 'teclou' = 1, é checado se a tecla é correta, se for, a letra é mostrada no display, se não, adiciona-se 1 ao contador de erros, ao final 'leu' = 1.

Segue a imagem da máquina de estados de verificação de tecla:



Segue os códigos utilizados no projeto:

1. Para a leitura de tecla digitada:

ps2_rx:

```
-- Listing 8.1
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
```

```
entity ps2 rx is
  port (
     clk, reset: in std_logic;
     ps2d, ps2c: in std logic; -- key data, key clock
     rx en: in std logic;
     rx done tick: out std logic;
     dout: out std logic vector(7 downto 0)
  );
end ps2 rx;
architecture arch of ps2 rx is
  type statetype is (idle, dps, load);
   signal state reg, state next: statetype;
   signal filter reg, filter next:
         std logic vector(7 downto 0);
  signal f ps2c reg, f ps2c next: std logic;
  signal b reg, b next: std logic vector(10 downto 0);
  signal n reg, n next: unsigned(3 downto 0);
  signal fall_edge: std logic;
begin
   -----
  -- filter and falling edge tick generation for ps2c
  -----
  process (clk, reset)
  begin
     if reset='1' then
        filter reg <= (others=>'0');
        f_ps2c_reg <= '0';
     elsif (clk'event and clk='1') then
        filter reg <= filter next;</pre>
        f ps2c reg <= f_ps2c_next;</pre>
     end \overline{i}f;
  end process;
   filter next <= ps2c & filter reg(7 downto 1);
   f ps2c next <= '1' when filter reg="11111111" else
                 '0' when filter reg="00000000" else
                 f ps2c reg;
   fall_edge <= f_ps2c_reg and (not f_ps2c_next);</pre>
   -----
   -- fsmd to extract the 8-bit data
   -----
   -- registers
  process (clk, reset)
  begin
     if reset='1' then
        state_reg <= idle;</pre>
        n_reg <= (others=>'0');
        b reg <= (others=>'0');
     elsif (clk'event and clk='1') then
        state reg <= state next;</pre>
        n_reg <= n next;</pre>
        b reg <= b next;</pre>
     end if;
  end process;
  -- next-state logic
  process(state reg,n reg,b reg,fall edge,rx en,ps2d)
  begin
     rx done tick <='0';</pre>
     state next <= state reg;
     n next <= n reg;</pre>
     b next <= b reg;</pre>
     case state reg is
```

```
when idle =>
           if fall edge='1' and rx en='1' then
              -- shift in start bit
              b next <= ps2d & b reg(10 downto 1);</pre>
              n_next <= "1001";
              state next <= dps;
           end if;
        when dps \Rightarrow -- 8 data + 1 pairty + 1 stop
           if fall edge='1' then
           b next <= ps2d & b reg(10 downto 1);</pre>
              if n reg = 0 then
                  state next <=load;
                  n next <= n reg - 1;
              end if;
           end if;
        when load =>
           -- 1 extra clock to complete the last shift
           state next <= idle;</pre>
           rx_done_tick <='1';
     end case;
  end process;
   -- output
  dout <= b reg(8 downto 1); -- data bits</pre>
end arch;
kb code:
-- Listing 8.3
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity kb code is
  generic(W SIZE: integer:=2); -- 2^W SIZE words in FIFO
     clk, reset: in std_logic;
     ps2d, ps2c: in std_logic;
     rd_key_code: in std_logic;
     key code: out std logic vector(7 downto 0);
     kb buf empty: out std_logic
  );
end kb code;
architecture arch of kb code is
  constant BRK: std logic vector(7 downto 0):="11110000";
  -- F0 (break code)
  type statetype is (wait brk, get code);
  signal state reg, state next: statetype;
  signal scan out, w data: std logic vector(7 downto 0);
  signal scan done tick, got code tick: std logic;
begin
   -- instantiation
  -----
  ps2 rx unit: entity work.ps2 rx(arch)
     port map(clk=>clk, reset=>reset, rx en=>'1',
              ps2d=>ps2d, ps2c=>ps2c,
              rx_done_tick=>scan_done_tick,
              dout=>scan out);
   fifo key unit: entity work.fifo(arch)
```

generic map(B=>8, W=>W SIZE)

```
port map(clk=>clk, reset=>reset, rd=>rd key code,
               wr=>got_code_tick, w_data=>scan_out,
               empty=>kb buf empty, full=>open,
               r data=>key code);
   -- FSM to get the scan code after F0 received
   ______
   process (clk, reset)
   begin
      if reset='1' then
        state reg <= wait brk;
      elsif (clk'event and clk='1') then
         state reg <= state next;</pre>
      end if;
   end process;
   process(state reg, scan done tick, scan out)
   begin
      got code tick <='0';</pre>
      state next <= state_reg;
      case state reg is
         when wait brk => -- wait for F0 of break code
            if scan done tick='1' and scan out=BRK then
               state_next <= get_code;</pre>
            end if;
         when get code => -- get the following scan code
            if scan_done_tick='1' then
               got code tick <='1';
               state next <= wait brk;</pre>
            end if;
      end case;
   end process;
end arch;
fifo:
-- Listing 4.20
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity fifo is
   generic(
      B: natural:=8; -- number of bits
      W: natural:=4 -- number of address bits
   );
   port (
      clk, reset: in std logic;
      rd, wr: in std logic;
      w data: in std logic vector (B-1 downto 0);
      empty, full: out std logic;
      r data: out std logic vector (B-1 downto 0)
   );
end fifo;
architecture arch of fifo is
   type reg file type is array (2**W-1 \text{ downto } 0) of
        std_logic_vector(B-1 downto 0);
   signal array_reg: reg_file_type;
   signal w ptr reg, w ptr next, w ptr succ:
      std logic vector (W-1] downto \overline{0});
   signal r ptr reg, r ptr next, r ptr succ:
      std logic vector(W-1 downto 0);
```

```
signal full reg, empty reg, full next, empty next:
        std logic;
   signal wr op: std logic vector(1 downto 0);
  signal wr en: std logic;
begin
   -----
  -- register file
  ______
  process(clk, reset)
  begin
    if (reset='1') then
       array reg <= (others=>(others=>'0'));
    elsif (clk'event and clk='1') then
       if wr en='1' then
          array_reg(to_integer(unsigned(w_ptr_reg)))
                <= w data;
    end if;
  end process;
   -- read port
  r_data <= array_reg(to_integer(unsigned(r_ptr_reg)));</pre>
   -- write enabled only when FIFO is not full
  wr en <= wr and (not full reg);</pre>
  -----
  -- fifo control logic
  -----
  -- register for read and write pointers
  process(clk,reset)
  begin
     if (reset='1') then
        w ptr reg <= (others=>'0');
        r_ptr_reg <= (others=>'0');
        full_reg <= '0';
        empty_reg <= '1';</pre>
     elsif (clk'event and clk='1') then
        w_ptr_reg <= w_ptr_next;</pre>
        r ptr reg <= r_ptr_next;
        full reg <= full next;
        empty reg <= empty next;</pre>
     end if;
  end process;
   -- successive pointer values
  w_ptr_succ <= std_logic_vector(unsigned(w_ptr_reg)+1);</pre>
  r_ptr_succ <= std_logic_vector(unsigned(r_ptr_reg)+1);</pre>
   -- next-state logic for read and write pointers
  wr op <= wr & rd;
  process (w ptr reg, w ptr succ, r ptr reg, r ptr succ, wr op,
          empty reg,full reg)
  begin
     w ptr next <= w ptr reg;</pre>
     r ptr next <= r_ptr_reg;
     full next <= full reg;
     empty next <= empty reg;</pre>
     case wr op is
        when "00" => -- no op
        when "01" \Rightarrow -- read
           if (empty reg /= '1') then -- not empty
              r ptr next <= r ptr succ;
              full next <= '0';
              if (r ptr succ=w ptr reg) then
                 empty_next <='1';</pre>
```

```
end if;
            end if;
         when "10" => -- write
             if (full reg /= '1') then -- not full
                w_ptr_next <= w_ptr_succ;</pre>
                empty_next <= '0';
                if (w_ptr_succ=r_ptr_reg) then
                   full next <='1';
                end if;
             end if;
         when others => -- write/read;
            w ptr next <= w ptr succ;
            r_ptr_next <= r_ptr_succ;
      end case;
   end process;
   -- output
   full <= full reg;</pre>
   empty <= empty_reg;</pre>
end arch;
```

2. Para o funcionamento do display LCD:

--CS:out std logic;

```
-- lcd.vhd -- general LCD testing program
-- Author -- Guilherme Bergman
        -- Bruno Dantas
        -- João Ricardo
-- This module is a test module for implementing read/write and
-- initialization routines for an LCD on the Digilab boards
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity lcd is
    Port ( LCD DB: out std logic vector(7 downto 0); --DB( 7 through 0)
           RS:out std logic;
                                                     --WE
           RW:out std logic;
                                               --ADR(0)
         CLK:in std logic;
                                               --GCLK2
         --ADR1:out std logic;
                                                     --ADR (1)
         --ADR2:out std logic;
                                                     --ADR(2)
```

--CSC

```
OE:out std logic;
                                        --OE
       rst:in std_logic;
                            --BTN
       --rdone: out std logic);
                                       --WriteDone output to work with
DI05 test
          leds : out std logic vector (7 downto 0);
          ps2d, ps2c: in std logic
         );
end lcd;
architecture Behavioral of lcd is
_____
-- Component Declarations
COMPONENT kb code port (
                    clk, reset: in std_logic; --clk da fpga
                    ps2d, ps2c: in std logic;
                    rd key code: in std logic; -- libera o buffer
                    key_code: out std_logic_vector(7 downto 0);--tecla no
buffer
                    kb_buf_empty: out std_logic -- tecla foi escrita no
buffer
              );
    END COMPONENT kb code;
_____
-- Local Type Declarations
______
-- Symbolic names for all possible states of the state machines.
     --LCD control state machine
     type mstate is (
          stFunctionSet,
                                             --Initialization states
          stDisplayCtrlSet,
          stDisplayClear,
          stPowerOn Delay,
                                             --Delay states
          stFunctionSet Delay,
          stDisplayCtrlSet Delay,
          stDisplayClear Delay,
          stInitDne,
                                        --Display charachters and perform
standard operations
```

```
stCharDelay
                                            --Write delay for operations
           --stWait
                                            --Idle state
     );
     --Write control state machine
     type wstate is (
           stRW,
                                            --set up RS and RW
           stEnable,
                                            --set up E
           stIdle
                                                  --Write data on DB(0)-DB(7)
     );
     type jestados is (
           jEspera,
           jAcerto,
           jErro,
           j Perde
     );
     type mleitor is (
          minicial,
          mmeio,
          mfinal
     );
-- Signal Declarations and Constants
_____
     -- These constants are used to initialize the LCD pannel.
     --FunctionSet:
           --Bit 0 and 1 are arbitrary
           --Bit 2: Displays font type (0=5x8, 1=5x11)
           --Bit 3: Numbers of display lines (0=1, 1=2)
           --Bit 4: Data length (0=4 bit, 1=8 bit)
           --Bit 5-7 are set
     --DisplayCtrlSet:
           --Bit 0: Blinking cursor control (0=off, 1=on)
           --Bit 1: Cursor (0=off, 1=on)
           --Bit 2: Display (0=off, 1=on)
           --Bit 3-7 are set
     --DisplayClear:
           --Bit 1-7 are set
     signal clkCount:std_logic_vector(5 downto 0);
     signal activateW:std logic:= '0';
                                                             --Activate
```

stActWr,

```
Write sequence
      signal count:std logic vector (16 downto 0):= "0000000000000000"; --
15 bit count variable for timing delays
      signal delayOK:std logic:= '0';
                                                                       --High
when count has reached the right delay time
      signal OneUSClk:std logic;
                                                                 --Signal is
treated as a 1 MHz clock
      signal stCur:mstate:= stPowerOn Delay; --LCD control state machine
      signal jAtual:jestados:= jEspera;
      signal jNext:jestados;
      signal stNext:mstate;
      signal matual: mleitor:= minicial;
      signal stCurW:wstate:= stIdle;
                                                                       --Write
control state machine
      signal stNextW:wstate;
                                        --Command set finish
      signal writeDone:std logic:= '0';
      signal liberaBuf : std logic := '0';
      signal keyRead : std logic vector (7 downto 0):= "00000000";
      signal keybuffer : std logic vector (7 downto 0);
      signal bufEmpty : std_logic ;
      signal errocount: UNSIGNED (3 DOWNTO 0):= "0000";
      signal teclou : std logic := '0';
      signal leu : std logic := '0';
      type SHOW T is array(integer range 0 to 5) of std logic vector(9 downto
0);
      signal show : SHOW T := (
           0 =  "10"&X"2E",
           1 \Rightarrow "10"&x"2E",
           2 =  "10"&X"2E",
           3 =  "10"&x"2E",
           4 => "10"&X"2E",
           5 => "10"&X"2E"
           );
      --signal escritura: std logic vector (23 downto 0) := ""
      type LCD_CMDS_T is array(integer range 0 to 13) of std_logic_vector(9
downto 0);
      signal LCD CMDS : LCD CMDS T := (
                                    0 => "00"&X"3C",
                                                                --Function Set
                                 1 => "00"&X"0C",
                                                                 --Display ON,
```

Cursor OFF, Blink OFF

```
3 => "00"&X"02",
                                                                    --return home
                                   4 => "10"&X"48",
                                                                    --H
                                   5 => "10"&X"65",
                                                                    --e
                                   6 =  "10"&x"6C",
                                                                    --1
                                   7 => "10"&X"6C",
                                                                    --1
                                   8 => "10"&X"6F",
                                                                    --0
                                   9 => "10"&X"20",
                                                                    --space
                                   10 => "10"&X"46",
                                                                    --F
                                   11 => "10"&X"72",
                                                                   --r
                                      12 => "10"&X"72",
                                                                         --r
                                      13 =  "10"&x"72");
      signal lcd_cmd_ptr : integer range 0 to LCD_CMDS'HIGH + 1 := 0;
begin
       leds(0) <= keyRead(0);</pre>
      leds(1) <= keyRead(1);</pre>
       leds(2) <= keyRead(2);</pre>
       leds(3) \leq keyRead(3);
       leds(4) <= keyRead(4);</pre>
       leds(5) \leq keyRead(5);
       leds(6) <= keyRead(6);</pre>
       leds(7) \le keyRead(7);
       LCD CMDS(0) <= "00"&X"3C";
       LCD CMDS(1) <= "00"&X"0C";
       LCD CMDS(2) <= "00"&X"01";
       LCD CMDS(3) <= "00"&X"02";
       LCD CMDS(4) \leq show(0);
       LCD CMDS(5) \leq show(1);
       LCD\_CMDS(6) \le show(2);
       LCD CMDS(7) \leq show(3);
       LCD CMDS(8) \leq show(4);
       LCD CMDS(9) \leq show(5);
       LCD CMDS(10) \leq show(3);
       LCD CMDS(11) <= "1000100000";
       LCD_CMDS(12) <= "10"&"0011"&(std_logic_vector(errocount));</pre>
       LCD CMDS(13) <= "00"&X"02";
```

2 => "00"&X"01",

--Clear Display

```
kbc: kb code port map (CLK, rst, ps2d, ps2c, liberaBuf, keybuffer, bufEmpty);
      -- This process counts to 50, and then resets. It is used to divide the
clock signal time.
      process (CLK, oneUSClk)
            begin
                  if (CLK = '1' and CLK'event) then
                        clkCount <= clkCount + 1;</pre>
                  end if;
            end process;
      -- This makes oneUSClock peak once every 1 microsecond
      oneUSClk <= clkCount(5);</pre>
      -- This process incriments the count variable unless delayOK = 1.
      process (oneUSClk, delayOK)
            begin
                  if (oneUSClk = '1' and oneUSClk'event) then
                        if delayOK = '1' then
                               count <= "00000000000000000";
                        else
                              count <= count + 1;</pre>
                        end if;
                  end if;
            end process;
      --This goes high when all commands have been run
      writeDone <= '1' when (lcd cmd ptr = LCD CMDS'HIGH)</pre>
            else '0';
      --rdone <= '1' when stCur = stWait else '0';
      --Increments the pointer so the statemachine goes through the commands
      process (lcd cmd ptr, oneUSClk)
            begin
                  if (oneUSClk = '1' and oneUSClk'event) then
                        if ((stNext = stInitDne or stNext = stDisplayCtrlSet or
stNext = stDisplayClear) and writeDone = '0') then
                               lcd cmd ptr <= lcd cmd ptr + 1;</pre>
                        elsif stCur = stPowerOn Delay or stNext =
stPowerOn Delay then
                               lcd cmd ptr <= 0;</pre>
                        elsif teclou = '1' then
                               lcd cmd ptr <= 3;</pre>
                        else
```

```
lcd_cmd_ptr <= lcd_cmd_ptr;
end if;
end if;
end process;
-- Determines when count has gotten to the right r</pre>
```

 $\,$ -- Determines when count has gotten to the right number, depending on the state.

```
delayOK <= '1' when ((stCur = stPowerOn Delay and count =</pre>
"00100111001010010") or
                                         --20050
                             (stCur = stFunctionSet Delay and count =
"00000000000110010") or --50
                             (stCur = stDisplayCtrlSet Delay and count =
"0000000000110010") or --50
                             (stCur = stDisplayClear Delay and count =
"00000011001000000") or --1600
                             (stCur = stCharDelay and count =
"1111111111111111"))
                                   --Max Delay for character writes and shifts
                             -- (stCur = stCharDelay and count =
"00000000000100101"))
                            --37 This is proper delay between writes to ram.
           else '0';
     -- This process runs the LCD status state machine
     process (oneUSClk, rst)
           begin
                 if oneUSClk = '1' and oneUSClk'Event then
                       if rst = '1' then
                             stCur <= stPowerOn Delay;
                       else
                             stCur <= stNext;
                       end if;
                 end if;
           end process;
```

```
process (stCur, delayOK, writeDone, lcd_cmd_ptr)
    begin
```

case stCur is

-- Delays the state machine for 20ms which is needed

```
for proper startup.
```

```
when stPowerOn Delay =>
                               if delayOK = '1' then
                                      stNext <= stFunctionSet;</pre>
                               else
                                     stNext <= stPowerOn Delay;</pre>
                               end if;
                               RS <= LCD CMDS(lcd cmd ptr)(9);
                               RW <= LCD CMDS(lcd cmd ptr)(8);
                               LCD DB <= LCD CMDS(lcd cmd ptr)(7 downto 0);
                               activateW <= '0';</pre>
                         -- This issuse the function set to the LCD as follows
                         -- 8 bit data length, 2 lines, font is 5x8.
                         when stFunctionSet =>
                               RS <= LCD CMDS(lcd cmd ptr)(9);
                               RW <= LCD CMDS(lcd cmd ptr)(8);
                               LCD_DB <= LCD_CMDS(lcd_cmd_ptr)(7 downto 0);</pre>
                               activateW <= '1';</pre>
                               stNext <= stFunctionSet Delay;</pre>
                         --Gives the proper delay of 37us between the function
set and
                         -- the display control set.
                         when stFunctionSet Delay =>
                               RS <= LCD CMDS(lcd cmd ptr)(9);
                               RW <= LCD CMDS(lcd cmd ptr)(8);
                               LCD DB <= LCD CMDS(lcd cmd ptr) (7 downto 0);
                               activateW <= '0';</pre>
                               if delayOK = '1' then
                                      stNext <= stDisplayCtrlSet;</pre>
                               else
                                      stNext <= stFunctionSet Delay;</pre>
                                end if;
                         --Issuse the display control set as follows
                         --Display ON, Cursor OFF, Blinking Cursor OFF.
                         when stDisplayCtrlSet =>
                               RS <= LCD CMDS(lcd cmd ptr)(9);
                               RW <= LCD CMDS(lcd cmd ptr)(8);
                               LCD DB <= LCD CMDS(lcd cmd ptr) (7 downto 0);
                               activateW <= '1';</pre>
                               stNext <= stDisplayCtrlSet Delay;</pre>
```

```
--Gives the proper delay of 37us between the display
control set
                         --and the Display Clear command.
                         when stDisplayCtrlSet Delay =>
                               RS <= LCD CMDS(lcd cmd ptr)(9);
                               RW <= LCD CMDS(lcd cmd ptr)(8);
                               LCD DB <= LCD CMDS(lcd cmd ptr) (7 downto 0);
                               activateW <= '0';</pre>
                               if delayOK = '1' then
                                     stNext <= stDisplayClear;</pre>
                               else
                                     stNext <= stDisplayCtrlSet Delay;</pre>
                               end if;
                         --Issues the display clear command.
                         when stDisplayClear
                               RS <= LCD_CMDS(lcd_cmd_ptr)(9);
                               RW <= LCD CMDS(lcd cmd ptr)(8);
                               LCD_DB <= LCD_CMDS(lcd_cmd_ptr)(7 downto 0);</pre>
                               activateW <= '1';</pre>
                               stNext <= stDisplayClear Delay;</pre>
                         --Gives the proper delay of 1.52ms between the clear
command
                         --and the state where you are clear to do normal
operations.
                         when stDisplayClear Delay =>
                               RS <= LCD_CMDS(lcd_cmd_ptr)(9);
                               RW <= LCD CMDS(lcd cmd ptr)(8);
                               LCD DB <= LCD CMDS(lcd cmd ptr) (7 downto 0);</pre>
                               activateW <= '0';</pre>
                               if delayOK = '1' then
                                      stNext <= stInitDne;</pre>
                               else
                                     stNext <= stDisplayClear Delay;</pre>
                               end if;
                         --State for normal operations for displaying characters,
changing the
                         --Cursor position etc.
                         when stInitDne =>
                               RS <= LCD CMDS(lcd cmd ptr)(9);
```

```
LCD_DB <= LCD_CMDS(lcd_cmd_ptr)(7 downto 0);</pre>
                                activateW <= '0';</pre>
                                stNext <= stActWr;</pre>
                         when stActWr =>
                                RS <= LCD CMDS(lcd cmd ptr)(9);
                                RW <= LCD CMDS(lcd cmd ptr)(8);
                                LCD DB <= LCD CMDS(lcd cmd ptr) (7 downto 0);
                                activateW <= '1';</pre>
                                stNext <= stCharDelay;</pre>
                          --Provides a max delay between instructions.
                         when stCharDelay =>
                                RS <= LCD_CMDS(lcd_cmd_ptr)(9);
                                RW <= LCD CMDS(lcd cmd ptr)(8);
                                LCD_DB <= LCD_CMDS(lcd_cmd_ptr)(7 downto 0);</pre>
                                activateW <= '0';</pre>
                                if delayOK = '1' then
                                      stNext <= stInitDne;</pre>
                                else
                                      stNext <= stCharDelay;</pre>
                                end if;
                   end case;
            end process;
      --This process runs the write state machine
      process (oneUSClk, rst)
            begin
                   if oneUSClk = '1' and oneUSClk'Event then
                         if rst = '1' then
                               stCurW <= stIdle;</pre>
                         else
                               stCurW <= stNextW;
                         end if;
                   end if;
            end process;
      --This genearates the sequence of outputs needed to write to the LCD
screen
      process (stCurW, activateW)
            begin
```

RW <= LCD CMDS(lcd cmd ptr)(8);

```
case stCurW is
                        --This sends the address across the bus telling the DIO5
that we are
                        --writing to the LCD, in this configuration the
adr lcd(2) controls the
                        --enable pin on the LCD
                        when stRw =>
                              OE <= '0';
                              --CS <= '0';
                              --ADR2 <= '1';
                              --ADR1 <= '0';
                              stNextW <= stEnable;</pre>
                        --This adds another clock onto the wait to make sure
data is stable on
                        -- the bus before enable goes low. The lcd has an active
falling edge
                        --and will write on the fall of enable
                        when stEnable =>
                              OE <= '0';
                              --CS <= '0';
                              --ADR2 <= '0';
                              --ADR1 <= '0';
                              stNextW <= stIdle;</pre>
                        --Waiting for the write command from the instuction
state machine
                        when stIdle =>
                              --ADR2 <= '0';
                              --ADR1 <= '0';
                              --CS <= '1';
                              OE <= '1';
                              if activateW = '1' then
                                    stNextW <= stRw;
                              else
                                    stNextW <= stIdle;</pre>
                              end if;
                        end case;
            end process;
            process(rst,oneUSClk,teclou,keyread)
                  begin
```

if rst = '1' then

```
show(1) \le "10"&X"2E";
                               show(2) <= "10"&X"2E";
                              show(3) \le "10"&X"2E";
                              show(4) <= "10"&X"2E";
                              show(5) \le "10"&X"2E";
                              errocount <= "0000";</pre>
                        elsif oneUSClk = '1' and oneUSClk'Event then
                                           if errocount >= 7 then
                                                 show(0) \le "10"&X"4B";
                                                 show(1) \le "10"&X"4B";
                                                 show(2) \le "10"&X"4B";
                                                 show(3) \le "10"&X"4B";
                                                 show(4) <= "10"&X"4B";
                                                 show(5) \le "10"&X"4B";
                                           elsif teclou = '1' then
                                                 case keyread is
                                                       when "00011100" =>
                                                              show(0) <=
"10"&X"41";
                                                              show(1 to 5) <=
show(1 to 5);
                                                       when "00110010" =>
                                                              show(1) <=
"10"&X"42";
                                                              show(0) \le show(0);
                                                              show(2 to 5) <=
show (2 to 5);
                                                       when "00100011" =>
                                                              show(2) <=
"10"&X"44";
                                                              show(0 to 1) <=
show(0 to 1);
                                                              show(3 to 5) <=
show (3 to 5);
                                                        when "00111100" =>
                                                              show(3) <=
"10"&X"55";
                                                              show(0 to 2) <=
show(0 to 2);
                                                              show(4 to 5) <=
show(4 to 5);
```

 $show(0) \le "10"&X"2E";$

```
show(4) <=
"10"&X"5A";
                                                              show(0 to 3) <=
show(0 to 3);
                                                              show(5) \le show(5);
                                                        when "01000011" =>
                                                              show(5) <=
"10"&X"49";
                                                              show(0 to 4) <=
show(0 to 4);
                                                        when others =>
                                                              errocount <=
errocount + 1;
                                                              show(0 to 5) \le show(0
to 5);
                                                  end case;
                                                 leu <= '1';
                                           else
                                                 show<=show;
                                           end if;
                         end if;
                  end process;
      process(oneUSClk)
      begin
      if oneUSClk = '1' and oneUSClk'Event then
            case matual is
                  when minicial=>
                         if bufempty = '0' then
                              matual <= mmeio;</pre>
                         end if;
                  when mmeio =>
                         if leu <= '1' then
                              matual <= mfinal;</pre>
                        end if;
                  when mfinal =>
                        matual <= minicial;</pre>
            end case;
      end if;
      end process;
```

when "00011010" =>

```
process (oneUSClk)
begin
if oneUSClk = '1' and oneUSClk'Event then
      case matual is
            when minicial =>
                   liberaBuf <= '0';
            when mmeio =>
                   teclou <= '1';
                   keyRead <= keybuffer;</pre>
            when mfinal =>
                   teclou <= '0';
                   leu<= '0';
                   liberaBuf <= '1';</pre>
      end case;
end if;
end process;
```

end Behavioral;

3. O jogo própriamente dito:

```
-- Company:
-- Engineer:
                 16:28:18 05/21/2019
-- Create Date:
-- Design Name:
-- Module Name:
                 Leitor Tecla - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
```

```
--use UNISIM. VComponents.all;
entity Leitor Tecla is
        port (
                        clk, reset: in std_logic; --clk da fpga
                        ps2d, ps2c: in std_logic;
                        leds : out std_logic_vector (7 downto 0)
                        teclou : out std logic;
                );
end Leitor Tecla;
architecture Behavioral of Leitor Tecla is
        COMPONENT kb code port (
                                 clk, reset: in std logic; --clk da fpga
                                 ps2d, ps2c: in std logic;
                                 rd key code: in std logic; -- libera o buffer
                                 key code: out std logic vector(7 downto 0);--
tecla no buffer
                                 kb buf empty: out std logic -- tecla foi escrita
no buffer
                        );
        END COMPONENT kb code;
        type estados is (
        eInicial,
        eMeio.
        eFinal
        signal eAtual : estados := eInicial;
        signal eProximo : estados;
        signal liberaBuf : std logic := '0';
        signal keyRead : std logic vector (7 downto 0):= "00000000";
        signal keybuffer : std logic vector (7 downto 0);
        signal bufEmpty : std logic ;
        signal clkReduzido : std logic := '0';
begin
kbc: kb_code port map (clk, reset, ps2d, ps2c, liberaBuf, keybuffer, bufEmpty);
        leds <= keyRead;</pre>
        process(clk)
                variable contagem : UNSIGNED (5 downto 0) := "000000";
                BEGIN
                        if (clk = '1' and clk'event) then
                                if (contagem >= 9) then
                                        contagem := "000000";
                                         clkReduzido<= not clkReduzido;</pre>
                                else
                                         contagem := contagem + 1;
                                end if;
                        end if;
        end process;
        process(clkReduzido, eAtual, bufEmpty)
        begin
                if (clkReduzido = '1' and clkReduzido'event) then
                        if eAtual = eInicial then
                                if bufEmpty = '0' then
                                         eAtual <= eMeio;
                                 end if;
```

```
end if;
                        if eAtual = eMeio then
                               eAtual <= efinal;
                        end if;
                        if eAtual = eFinal then
                               eAtual <= eInicial;
                        end if;
                end if;
        end process;
        process (clkReduzido)
        begin
                if eAtual = eInicial then
                       liberaBuf <= '0';
                end if;
                if eAtual = eMeio then
                       keyRead <= keybuffer;</pre>
                end if;
                if eAtual = eFinal then
                       liberaBuf <= '1';
                end if;
        end process;
end Behavioral;
```

Durante a execução do projeto, foi necessário ter o cuidado com o equipamento de entrada utilizado (teclado) e a sua interação com o desenvolvimento do código, pois, qualquer pequeno detalhe que não fosse tratado, poderia levar a entender que o código estava errado, e não o dispositivo. Para tal, utilizamos como debug os 8 led's existentes na placa da Xilinx, o que acabou levando o projeto a ser concluído sem nenhuma simulação usando o compilador. Desta forma, a seção que tratava da simulação de cada módulo e do circuito completo não foi preenchida.

III. Conclusão:

Concluímos que o trabalho é um exercício bem interessante sobre como pensar em uma máquina de estados pensando em nível de bits em conjunto da montagem de circuito em VHDL. Além disso, pôde-se notar que a codificação da utilização da interface, teve uma preocupação bastante básica comparado ao nível que complexidade que poderia ser remetida ao projeto, vide a implementação de um possível sistema de escolha de palavras.

IV. Referências bibliográficas:

Spartan-3AN User Guide

https://www.gta.ufrj.br/ensino/EEL480/index.html

https://github.com/DantasB/Hangman-Game-VHDL